Test Paper Of Computation Structure (A)

PART A

Dire	ections: True of False. Flease while a 1 of 1 in the blacket at the head of each problem.
1.	(F) All of the addressing techniques need some operations of memory reference.
2,	(T) The base-register addressing also takes advantage of the locality of memory references.
X3.	(T) Most of the control registers, on most machines, are not visible to the user. Some of them
V	may be visible to machine instructions executed in a control or operating system mode.
4.	(F) For a 6-stage pipeline, a six times of speed up in the execution of instructions is certainly
1	possible. X
\$	(F) The horizontal microinstructions have less length than vertical microinstructions.
	(F) The concept of superscalar is the same as super pipeline.
7.	(F) The window scheme in the use of a large register file provides an efficient organization
	for storing local scalar and global variables in registers.
8.	(T) With variable-length instructions, addressing can be provided efficiently and compactly,
	while the principal price to pay is an increase in the complexity of the CPU.
XQ:	(T) Without register renaming, to duplicate the functional units in a superscalar machine is
7	less effective in the performance improvement.
18	(T) The concept of superscalar design is generally associated with the RISC architecture, so
24	the same superscalar principles can't be applied to a CISC machine.
X	(F) The U and V integer units of Pentium processor are capable of executing two instruction
7	which conform with the pairing rules specified in Pentium's data book, in parallel.
4	(一) In the microprogrammed, control circumstance, the execution of a machine instruction
	is by executing a relevant fragment of the microprogram consisting of a sequence of
	microinstructions stored in the control memory.
	() The execution of unencoded microinstructions takes longer time than the execution of
	encoded ones.
14.	(T) In practice, microprogrammed control units are not design using a pure unencoded or
	horizontal microinstruction format. At lease some degree of encoding is used to reduce control
	memory width to simplify the task of microprogramming.
15.	() The Pentium is essentially a RISC computer, while the PowerPC is essentially a CISC
	computer.
16.	(T) The user-visible registers in CPU is a kind of which can be referenced by the program
	written in machine language.
17.	() It is easier to design in firmware than hardware, but it is more difficult to write a
	firmware program than a software program.
18.	The microinstruction consists of a set of micro-operations occurring at one time.
	PART B
Sec	ction 1
Dii	rections: Fill in the blanks with given choices, note that the given choices for each problem may
1101	be equal to the blanks.
1.	According to the location where an operand lies, the addressing mode is when the
	operand is in the register; when the reference of the operand is in the register:
	when the operand is right in the instruction: 3 when the memory address of the operand is
	in the instruction: \bigcirc , \bigcirc , \bigcirc when the address of the operand is obtained by the addition

	of the content of a certain register and the displacement in the instruction. (Simmediate addressing; Dindexing; Dindirect addressing; Bindirect register addressing; Brelative addressing; Tbase-register addressing)	
2.	microinstruction, however, needs decoders to translate its code into individual control signals.	
	The advantage of microinstructions is that they are more compact than microinstructions. Without additional amount of logic, microinstructions are of faster speed. (Dhorizontal; Overtical)	
3.	The following branch prediction techniques can be categorized into two types	
	and (2) are static; they do not depend on the execution history up to the conditional branch instruction; (2) and (5) are dynamic; they depend on the execution history. (1) predict	
1	never taken; The taken/not taken switch; Epredict always taken; Tpredict by opcode;	
	(5) branch history table) An interrupt is generated by (4), and it may occur at (2) during the execution of a program.	
4.	An interrupt is generated by (4) , and it may occur at (2) during the execution of a program. An (3) is generated from software, and it is provoked by the (4) of an instruction.	
	(Dexception; Drandom times; Dexecution; Da signal from hardware; Dregular times)	
5.	the state of the s	
	content is the address of in memory. In other words, the selected register contains	
	of the operand rather than the operand itself. Before using a register indirect addressing mode	
	instruction, the programmer must ensure that 🕖 of the operand is placed in 😥 with a	
	previous instruction. A	
	The advantage of this addressing mode is that	
	a register than would have been required to specify a memory address directly. In addition,	
	this addressing uses (4) than indirection addressing. (Dihe operand; (2)the address;	
	(3) register; (4) one less memory reference; (5) reference; (6) the address field)	
6.	The main advantage of the microprogrammed control is the fact that once the hardware configuration is established, there should be no need for further . If we want to establish	
	a different control sequence for the system. all we need to do is to specify a for control	
	memory. The hardware configuration A for different operations; thing that S is the	
	microprogram residing in control memory. (Thardware or wiring changes; Edifferent set of	
	microinstructions; (3)should not be changed: (1)must be changed)	
	ection 2	
Di J	tirections: Fill in the blanks without given choices.	
7	The key elements shared by most RISC designs are a limited and simple instruction set,	
,	technology to optimize register usage, and and emphasis on optimizing the instruction	pipeline.
2.	There are four common characteristics of RISC architecture: <u>one Instruction pur Circle.</u>	
	register-to-register operations. <u>simple adolessing modes</u> , simple	
	astruction formats.	
3.	. The most of techniques to implement the control unit fall into two categories: microprogrammed implementation and hardware implementation, which is essentially a	
	combinatorial circuit.	
4.	For increasing instruction-level parallelism, five fundamental limitations to the parallelism	

must be coped with: true data dependency, antidependency, output dependency					
procedural dependency resource conflict. Resource conflict can be overcome by					
duplication of resources. With register renaming, it is possible for a processor to eliminate					
antidependency and output dependency. By using an out of order issue branch prediction					
the process achieves a lookahead capability to identify independent instructions that can be up					
to the execute stage.					
5.) The difference between the operations provided in HLLs and those provided in computer					
architecture is known as <u>Semantic ach</u> .					
6. A six-window register file can hold up to procedure calls in case of not saving a window.					
7. Each entry in the BHT consists of three elements: the address of a branch instruction,					
some number of history that read the status of use of that instruction information about the target					
8. An instruction cycle includes the following subcycles: fetch, execute, interrupt. An					
indirect subcycle may be needed if the execution of an instructions involves one or more					
operands in memory. In fact, each of the subcycles involves a series of steps which is referred					
to asmicro-operation.					
Section 3					
Directions: Give the complete words for each of the following abbreviation.					
CAR CBR HLL PSW ALU MBR MAR RISC MESI BHT MMU IR					
PART C					
Directions: Solve the following comprehensive problems, please give your reasoning process.					
1.) A PC-relative mode branch instruction is stored in memory at address 620 ₁₀ . The branch is					
made to location 530 ₁₀ . The address in the instruction is 10 bits long. What is the binary value					
245-0					
In the instruction? $EA = A + (pc)$ $A = EA - (pc)$ $= 530 - 662$ $= 9$ 2. Suppose the control unit of a CPU adopts microprogramming with a control power of the control points.					
= 9					
2. Suppose the control unit of a CPU adopts microprogramming, with a control memory of 512 - (-a)					
48-bit wide words. The microprogram is able to branch anywhere within the control memory.					
There are 4 flags used to control the branch and the microinstructions are the horizontal kind.					
shown as the follows:					
37					
Control field Branch control field Address-field					
How many bits are assigned to each field?					
512= 29					

- 3. Graph coloring is used in RISC compilers. Assume a program with 5 symbolic registers(A,B,C,D,E) to be compiled into 3 actual registers(R1,R2,R3). The time sequence of active use of each symbolic register is shown in the following figure.
 - (a) Please draw the register interference graph that has only been given nodes and show how

should the actual registers be assigned to every symbolic register.

(b) Is there any symbolic registers cannot be assigned with actual registers? If there is any, where shall it locate?



wewow,

B: R1 B: R2

4. Show the micro-operations and control signals in the following table for the CPU in following figure(you can refer to Figure 16.5 on page 587 for the clear control signals) for the instructions of ADD to Accumulator (ADD A) with indirect addressing mode.

instructions of ADD to Accumulator (ADD A) with indirect addressing mode.							
Instruction sub-cycles	Micro-operations	Active control signal					
· 5	11:MAR ←(PC)	C ₂					
Fetch	t2:MBR←Memory	C_5, C_R					
	PC ← (PC)+1						
	t3:IR+(MBR)	C ₄					
	tiMAR = IRladdress)	CB C5. CR					
	to MBR < MEMORY	C5. CR					
Indirect	A MARINA	•					
•	+, IR (address) MBR (address)	G :					
	+. MBR < (PC)	Cı					
	t_1 : MBR \leftarrow (pc) t_2 : MAR \leftarrow Save-address						
Interrupt:	pc ← Rountine-address t3: Memory ← (MBR)						
	ts: Memory (MBR)	CIZ, WW					

5. Consider the following symbolic language program fragment:

 consider the following symbolic language program hagment.					
Address				,	
200	LOAD	B—Memory		I=IFITO IN FAM.	R
201	STORE	Memory - B+1	つる	FE Sue	7_
202	LOAD	C—Memory	201	FECT	
203	STORE	Memory—C+1			
204	SUB	X←B-C			
205	JUMPZ	300			
•••					
200					

A register-to-register instruction has the following two phases:

- F: Instruction fetch
- E: Execute. Performs an ALU operation with register input and output

For load and store operations, three phases are required:

F: Instruction fetch.