

06-07 年

(1) True or False

1. (F) Structure and architecture can be considered as the same concept about the computer.
2. (T) Personal computer used in life is a computer system in fact.
3. (T) Registers provides storage internal to CPU.
4. (T) Instruction set is an example of architectural attributes.
5. (T) A multiply instruction can be implemented by a special multiply unit or by repeated use of add unit, which is an issue of computer organization.
6. (T) CPU, main memory and I/O devices communicate each other by system bus.
7. (T) PC (program counter) contains the instruction address to be fetched and executed.
8. (T) Computer always fetches instruction from memory cell directed by PC (program counter).
9. (T) Loops (such as 'for' loop in c language) are a kind of locality of program.
10. (F) Interrupts can interrupt the current executing instruction.
11. (T) Cache line and main memory block has the same size.
12. (F) For associative mapping, a main memory block can only map into the special cache line.
13. (T) At first hit ratio will increase with the block size increases, but it will decreases if the block size is too large.
14. (F) All of the addressing techniques need some operations of memory referencing.
15. (T) The base-register addressing also takes advantage of the locality of memory references.
16. (F) For a 6-stage pipeline, a six times of speed up in the execution of instructions is certainly possible.
p.401 $\frac{b+n}{b+(n-1)} \cdot \frac{1}{n+1} =$
17. (T) Output dependencies and antidependencies arise because the values in registers may no longer reflect the sequence of values dictated by the program flow. true data: write-read
18. (F) The horizontal microinstructions have less length than vertical microinstructions. output: write-write
19. (F) The window scheme in the use of a large register file provides an efficient organization for storing local scalar and global variables in registers. p.437 antidependency: read-write
20. (T) By register renaming, the output dependency and antidependency can be eliminated.

(2) Fill in blanks

1. There are four kinds of replacement algorithms, and they are (LRU, FIFO, LFU and Random).
2. Immediate addressing and register addressing have no main memory access without considering stack addressing. $R-R$ procedure dependency resource conflict $W-W$
3. For increasing instruction-level parallelism, five fundamental limitations to the parallelism must be coped: true data dependency, procedural dependency, resource conflict, output dependency, antidependency. $R-W$
4. Three hardware techniques can be used in the superscalar processor to enhance performance: duplication of resources, out-of-order issue, register renaming. $\left\{ \begin{array}{l} \text{duplication of resources} \\ \text{out-of-order issue} \\ \text{renaming} \end{array} \right.$
3. Compressive problem ~~machine parallelism instruction issue policy~~

1. Consider the following assembly- language program:

E: Execute. Calculates memory address.


C: Read from or write to the cache.

Note that data and instruction cache are separated and can be accessed simultaneously. There is only ONE functional unit for each stage. If an instruction needs an operand that is altered by the preceding instruction, bypass technique is NOT used here for simplicity.

- (a) If the program is to execute in a RISC computer WITHOUT delayed branch and delayed load, and any branch prediction. Exit state is accomplished by inserting NOOP instructions into instruction stream by the compiler when data dependencies or branch instructions are met. Rewrite the compiled program and draw the pipeline.
- (b) If delayed branch and delayed load are used by the compiler, rewrite the compiled program and draw the pipeline.

(a) 200 LOAD B ← Memory
201 NOOP
202 STORE Memory ← B+1
203 LOAD C ← Memory
204 NOOP
205 STORE Memory ← C+1
206 SUB
207 JUMPZ 302
302

(b) 200 LOAD B ← Memory
201 LOAD C ← Memory
202 STORE Memory ← B+1
203 STORE Memory ← C+1
204 JUMPZ 300
205 SUB X ← B-1
300



I1: Move R3, R7 /R3<- R7/
 I2: Load R8, (R3) /R3<- Memory(R3)/
 I3: Add R3, R3,4 /R3<- (R3)+4/
 I4: Load R9, (R3) /R9<- Memory(R3)/
 I5: BLE R8, R9,I3 /Branch if (R9)>(R8)/

a. What dependencies exist in the program?

	Which dependency?
(I1,I2)	W-R true data
(I1,I3)	W-W output
(I2,I3)	R-W anti-
(I3,I4)	W-R
(I2,I5)	W-R
(I4,I5)	W-R

a. using register renaming technique to rewrite the above assembly- language program.

R_i (i=1 2 3 ...) represents logical (symbol) register

R_ia (or R_ib ...) with subscripts a b c and so on represents physical register in the CPU.

I1 MOVE R3a, R7a

I2 LOAD R8a, (R3a)

I3 ADD R3b, R3a, 4

I4 LOAD R9a, (R3b)

I5 BLE R8a, R9a.

W-W between I1 I3 & R-W between I2, I3 have been eliminated.

2. For a control unit, it has two basic functions, sequencing and execution, the following is a micro-programmed control unit, please try to answer the following questions:

- How to perform the sequencing function for the control unit? (please give a simple description)
- How to execute the micro-instructions? (please give a simple description)
- ISZ X is an instruction: increment and skip if zero, try to write the possible sequence of micro-operations, and try to write the complete microprogramme executed by the control unit to fetch and execute the ISZ X instruction (direct addressing).

1. Flag, ALU signal 等确定.

Branch address field.

Branch } ZR

CAR ← (CAR)+1.

1. Read ~~from~~ Control Memory

c. Fetch t₁ MAR ← (ZR(address))

t₂ MBR ← Memory

t₃ MBR ← (MBR)+1

t₄ Memory ← (MBR)

test if MBR=0 then PC ← routine addr




FIGURE 15.10. Control unit organization