06-07年

	(1)	True	OF	rai	56
_	1.	(F)St	ruc	ture	an

- nd architecture can be considered as the same concept about the computer.
 - (T)Personal computer used in life is a computer system in fact
- (T)Registers provides storage internal to CPU.
- (T)Instruction set is an example of architectural attributes.
- (T) A multiply instruction can be implemented by a special multiply unit or by repeated use of add unit, which is an issue of computer organization.
- (T)CPU, main memory and I/O devices communicate each other by system bus.
- (T)PC (program counter) contains the instruction address to be fetched and executed.
- (T) Computer always fetches instruction from memory cell directed by PC (program counter).
- (T)Loops (such as 'for' loop in c language) are a kind of locality of program.
 - 10. (F)Interrupts can interrupt the current executing instruction.
 - 11. (T)Cache line and main memory block has the same size.
- 12. (F)For associative mapping, a main memory block can only map into the special cache line.
- 13. (T) At first hit ratio will increase with the block size increases, but it will decreases if the block size is
- 14. (F)All of the addressing techniques need some operations of memory referencing.
- 15. (T)The base-register addressing also takes advantage of the locality of memory references.
- (F) For a 6-stage pipeline, a six times of speed up in the execution of instructions is certainly possible
- 17. (T)Output dependencies and antidependencies arise because the values in registers may no longer true data: write - read reflect the sequence of values dictated by the program flow.
- (F) The horizontal microinstructions have less length than vertical microinstructions. Output: Write write
- 19. (F) The window scheme in the use of a large register file provides an efficient organization for storing antidependency: read-wite local scalar and global variables in registers. p.437
 - 20. (T)By register renaming, the output dependency and antidependency can be eliminated.

(2) Fill in blanks

LRU FLFO LFU Random

- 1. There are four kinds of replacement algorithms, and they are (LRU,FIFO,LFU and Random).
- Immediate addressing and register addressing have no main memory access without considering stack procedure dependency resource doublid well addressing.
- 3. For increasing instruction-level parallelism, five fundamental limitations to the parallelism must be coped: true data dependency, procedura dependency, resource conflict, output dependency antidependency . R-W
- 4. Three hardware techniques can be used in the superscalar processor to enhance performance: duplication of resources, out-of-order issue, register renaming

3. Compressive problem

1. Consider the following assembly-language program:

E: Execute. Calculates memory address

C: Read from or write to the cache.

Note that data and instruction cache are separated and can be accessed simultaneously. There is only ONE functional unit for each stage. If an instruction needs an operand that is altered bye the preceding instruction, bypass technique is NOT used here for simplicity.

- (a) If the program is to execute in a RISC computer WITHOUT delayed branch and delayed load and any branch prediction. Exit state is accomplished by inserting NOOP instructions into instruction stream by the compiler when data dependencies or branch instructions are met. Rewrite the compiled program and draw the pipeline.
- (b) If delayed branch and delayed load are used by the compiler, rewrite the compiled program and draw the pipeline.

I1: Move R3, R7

/R3<- R7/

I2: Load R8, (R3) I3: Add R3, R3,4

/R3<- Memory(R3)/

I4: Load R9, (R3)

/R3<- (R3)+4/

/R9<- Memory(R3)/

I5: BLE R8, R9,L3

/Branch if (R9)>(R8)/

a. What dependencies exist in the program?

•	repetitioned exist in	ine program:	•	
		Which dependency?		
	(I1,I2)	W-R	truedata	
	(I1,I3)	N-W	output	
	(I2,I3)	R-W	anti-	
	(I3,I4)	W-12		
	(I2,I5)	W-R		
	(I4,I5)	W-12		

a. using register renaming technique to rewrite the above assembly-language program.

Ri (i=1 2 3 ...) represents logical (symbol) register

Ria (or Rib....) with subscripts a b c and so on represents physical register in the CPU.

MOVE RSa, RTa.

R8a, (R3W)

1236, RSa, 4

129a, (123b.)

R8a, R9a. BLE

IV-N between II L3 & P-W between I2, Z3 have been eliminated.

- 2. For a control unit, it has two basic functions, sequencing and execution, the following is a micro-programmed control unit, please try to answer the following questions:
- a. How to perform the sequencing function for the control unit? (please give a simple description)
- b. How to execute the micro-instructions? (please give a simple description)
- c. ISZ X is an instruction: increment and skip if zero, try to write the possible sequence of micro-operations, and try to write the complete microprograme executed by the control unit to fetch and execute the ISZX instruction (direct addressing).

由 Flag ALU signal 多确定。 Branch address field.

(. Fetch t, MARE (ZR (addross)) To MISIZE Memory

to MBR + (MBR)+1

to Memory E(MPR)

test of MBR=0 then PCE routine addr




FIGURE 15.10. Control unit organization