

Portada


Proyecto: ESP_32_ETH_CONTACTOR
Codigo de proyecto: ESP32_CONT_01
Version: V0.1
Revision: None
Fecha: 20/08/26
Autor: Gh0xPwn
Estado: Diseño de desarrollo

Title		
Size	Number	Revision
A4		
Date:	8/20/2026	Sheet of
File:	D:\PCB\.\Portada.SchDoc	Drawn By:


	1	2	3	4																				
A	Historial de revisiones																							
	Revision	Version	Autor	Descripcion																				
B	None	V 0.1	Gh0xpwn	Diseño de desarrollo de 4 capas un contactor																				
C																								
D				<table><tr><td colspan="4">Title</td></tr><tr><td>Size</td><td colspan="2">Number</td><td>Revision</td></tr><tr><td>A4</td><td colspan="2"></td><td></td></tr><tr><td>Date:</td><td colspan="2">8/20/2026</td><td>Sheet of</td></tr><tr><td>File:</td><td colspan="2">D:\PCB\.\Historial de revisiones.SchDoc</td><td>Drawn By:</td></tr></table>	Title				Size	Number		Revision	A4				Date:	8/20/2026		Sheet of	File:	D:\PCB\.\Historial de revisiones.SchDoc		Drawn By:
Title																								
Size	Number		Revision																					
A4																								
Date:	8/20/2026		Sheet of																					
File:	D:\PCB\.\Historial de revisiones.SchDoc		Drawn By:																					
	1	2	3	4																				

Vistas de la PCB


Realistic View



Realistic View




View from Top side (Scale 1:1)



Default stack 4 layers JLCPCB


Layer Stack Legend




Impedancia de 50 ohm para Signal /GND

Distribucion de Capas


Signal (Scale 2:3)




GND (Scale 2:3)





GND1 (Scale 2:3)




PWRD (Scale 2:3)













Figure 10-1. Board Layout

Title		
Size	Number	Revision
A4		
Date:	8/20/2026	Sheet of
File:	D:\PCB\...\Alimentacion.SchDoc	Drawn By: