

EDF Implementation Report

Verifying the System Implementation:

Method 1: Analytically

1. Calculate Hyper-period
2. CPU Load
3. Schedulability Analysis (using: A: Urm, B: Time Demand Analysis)

1. Calculate Hyper-period

Hyper-period (H)= LCM(Pi) = LCM (10 , 20 , 50 , 100) = 100

Therefore, Hyper-period = 100 ms

2. Calculate CPU Load

CPU Load (U):

$U = R/C = \text{Busy Time} / (\text{Busy Time} + \text{IDLE Time})$

Note: Execution times of tasks calculated from the logic analyzer in Keil

$U = \sum E_i/H = (17.7 \mu s * 2 + 18 \mu s * 2 + 17.6 \mu s + 49 \mu s * 5 + 5 \text{ ms} * 10 + 12 \text{ ms})/100 \text{ ms} = 62.334\%$

3. Schedulability Analysis (using: A: Urm, B: Time Demand Analysis)

(A) Using Urm:

$U_{rm} = n (2^{1/n} - 1) = 6(2^{1/6} - 1) = 73.477\%$

$U = \sum C_i/P_i = 17.7 \mu s / 50 \text{ ms} + 18 \mu s / 50 \text{ ms} + 17.6 \mu s / 100 \text{ ms} + 49 \mu s / 20 \text{ ms} + 5 \text{ ms} / 10 \text{ ms} + 12 \text{ ms} / 100 \text{ ms} = 62.334\%$

Since $U < U_{rm}$, **Therefore System guaranteed Schedulable**

(B) Using Time Demand Analysis:

$W_i = e_i + \sum [t/P_k] * e_k$

Arrange Tasks according to Priority will be: [Task 5, Task 4, Task 1, Task 2, Task 3, Task 6]

For Task 5 :

$W(1) \dots W(10)$

$W(1) = 5 + 0 = 5 \text{ ms}$, $W(2) = 5 + 0 = 5 \text{ ms}$, $W(3) = 5 + 0 = 5 \text{ ms}$, $W(4) = 5 + 0 = 5 \text{ ms}$,
 $W(5) = 5 + 0 = 5 \text{ ms}$, $W(6) = 5 + 0 = 5 \text{ ms}$, $W(7) = 5 + 0 = 5 \text{ ms}$, $W(8) = 5 + 0 = 5 \text{ ms}$,
 $W(9) = 5 + 0 = 5 \text{ ms}$, $W(10) = 5 + 0 = 5 \text{ ms}$, $W(10) < D = 5 \text{ ms} < 10 \text{ ms}$, **Task 5 is Schedulable**

For Task 4 :

$W(1) \dots W(20)$

$W(1) = 49 \mu\text{s} + (1/10)*5 = 0.55 \text{ ms}$, $W(2) = 49 \mu\text{s} + (2/10)*5 = 1.05 \text{ ms}$, $W(3) = 49 \mu\text{s} + (3/10)*5 = 1.55 \text{ ms}$, $W(4) = 49 \mu\text{s} + (4/10)*5 = 2.05 \text{ ms}$, $W(5) = 49 \mu\text{s} + (5/10)*5 = 2.55 \text{ ms}$,
 $W(6) = 49 \mu\text{s} + (6/10)*5 = 3.05 \text{ ms}$, $W(7) = 49 \mu\text{s} + (7/10)*5 = 3.55 \text{ ms}$, $W(8) = 49 \mu\text{s} + (8/10)*5 = 4.05 \text{ ms}$, $W(9) = 49 \mu\text{s} + (9/10)*5 = 4.55 \text{ ms}$, $W(10) = 49 \mu\text{s} + (10/10)*5 = 5.05 \text{ ms}$,
 $W(11) = 49 \mu\text{s} + (11/10)*5 = 5.55 \text{ ms}$, $W(12) = 49 \mu\text{s} + (12/10)*5 = 6.05 \text{ ms}$, $W(13) = 49 \mu\text{s} + (13/10)*5 = 6.55 \text{ ms}$, $W(14) = 49 \mu\text{s} + (14/10)*5 = 7.05 \text{ ms}$, $W(15) = 49 \mu\text{s} + (15/10)*5 = 7.55 \text{ ms}$,
 $W(16) = 49 \mu\text{s} + (16/10)*5 = 8.05 \text{ ms}$, $W(17) = 49 \mu\text{s} + (17/10)*5 = 8.55 \text{ ms}$, $W(18) = 49 \mu\text{s} + (18/10)*5 = 9.05 \text{ ms}$, $W(19) = 49 \mu\text{s} + (19/10)*5 = 9.55 \text{ ms}$, $W(20) = 49 \mu\text{s} + (20/10)*5 = 10.05 \text{ ms}$, $W(20) < D = 10.05 \text{ ms} < 20 \text{ ms}$, **Task 4 is Schedulable**

And so on for the rest of the tasks, all tasks are guaranteed Schedulable

For Task 1:

Calculating $W(1) \dots W(50)$

$W(50) = 17.7 \mu\text{s} + (50/10)*5 \text{ ms} + (50/20)*49 \mu\text{s} = 25.1402 \text{ ms}$, $W(50) < D = 25.1402 \text{ ms} < 50 \text{ ms}$, **Task 1 is Schedulable**

For Task 2:

Calculating $W(1) \dots W(50)$

$W(50) = 18 \mu\text{s} + (50/50)*17.7 \mu\text{s} + (50/10)*5 \text{ ms} + (50/20)*49 \mu\text{s} = 25.1582 \text{ ms}$, $W(50) < D = 25.1582 \text{ ms} < 50 \text{ ms}$, **Task 2 is Schedulable**

For Task 3:

Calculating $W(1) \dots W(100)$

$W(100) = 17.6 \mu\text{s} + (100/50)*18 \mu\text{s} + (100/50)*17.7 \mu\text{s} + (100/10)*5 \text{ ms} + (100/20)*49 \mu\text{s} = 25.1582 \text{ ms}$, $W(100) < D = 50.334 \text{ ms} < 100 \text{ ms}$, **Task 3 is Schedulable**


For Task 6:

Calculating $W(1) \dots W(100)$


$W(100) = 12 \text{ ms} + (100/100)*17.6 \mu\text{s} + (100/50)*18 \mu\text{s} + (100/50)*17.7 \mu\text{s} + (100/10)*5 \text{ ms} + (100/20)*49 \mu\text{s} = 62.334 \text{ ms}$, $W(100) < D = 62.334 \text{ ms} < 100 \text{ ms}$, **Task 6 is Schedulable**

Method 2: Using SimSo Real-Time Scheduling Simulator

CPU Load




Gantt Chart



Tasks Creation

General	Scheduler	Processors	Tasks							
id	Name	Task type	Abort on miss	Act. Date (ms)	Period (ms)	List of Act. dates (ms)	Deadline (ms)	WCET (ms)	Followed by	priority
1	TASK T1	Periodic	<input type="checkbox"/> No	0	50	-	50	0.0177	▼ 0	
2	TASK T2	Periodic	<input type="checkbox"/> No	0	50	-	50	0.018	▼ 0	
3	TASK T3	Periodic	<input type="checkbox"/> No	0	100	-	100	0.0176	▼ 0	
4	TASK T4	Periodic	<input type="checkbox"/> No	0	20	-	20	0.049	▼ 0	
5	TASK T5	Periodic	<input type="checkbox"/> No	0	10	-	10	5	▼ 0	
6	TASK T6	Periodic	<input type="checkbox"/> No	0	100	-	100	12	▼ 0	

Method 3: Using Keil



$$\text{CPU Load}(U) = 3E = 62\%$$

Watch 1		
Name	Value	Type
system_time	0x00075F43	int
cpu_load	0x0000003E	int
(PORT0 & 0x00040000) >> 18	0x00000000	ulong
xReadyTasksListEDF	0x400001FC & 0xReady...	struct xLIST
cnt	< cannot evaluate >	uchar
xPortStartScheduler()	< cannot evaluate >	uchar
delayIDLE	0x00002043	int
delayA	< cannot evaluate >	uchar
Comm_Queue_Handle	0x400002D0	struct QueueDefinitio...
cpu_load	0x0000003E	int
<Enter expression>		

Comment on the Results:

As We see the results of the three methods give the same CPU load = 62%, which means a successful implementation.

Table of Tasks

Task	Task Information
TICK_HOOK	<ul style="list-style-type: none">Logic Analyzer pin: Pin 0, Port 0
Task 1 Button_1_Monitor (Pin 0, Port 1)	<ul style="list-style-type: none">Periodicity: 50 msDeadline: 50 msExecution Time: 17.7 μsTask Tag: 1Logic Analyzer pin: Pin 1, Port 0Priority: 1Button1_ID (ON): 1Button1_ID (OFF): 2
Task 2 Button_2_Monitor (Pin 1, Port 1)	<ul style="list-style-type: none">Periodicity: 50 msDeadline: 50 msExecution Time: 18 μsTask Tag: 2Logic Analyzer pin: Pin 2, Port 0Priority: 1Button2_ID (ON): 3Button2_ID (OFF): 4
Task 3 Periodic_Transmitter	<ul style="list-style-type: none">Periodicity: 100 msDeadline: 100 msExecution Time: 17.6 μsTask Tag: 3Logic Analyzer pin: Pin 3, Port 0Priority: 1Periodic_String_Available_ID: 5
Task 4 UART_Receiver	<ul style="list-style-type: none">Periodicity: 20 msDeadline: 20 msExecution Time: 49 μsTask Tag: 4Logic Analyzer pin: Pin 4, Port 0Priority: 1
Task 5 Load_1_Simulation	<ul style="list-style-type: none">Periodicity: 10 msDeadline: 10 msExecution Time: 5 msTask Tag: 5Logic Analyzer pin: Pin 5, Port 0Priority: 1
Task 6 Load_2_Simulation	<ul style="list-style-type: none">Periodicity: 100 msDeadline: 100 msExecution Time: 12Task Tag: 6

	<ul style="list-style-type: none">○ Logic Analyzer pin: Pin 6, Port 0○ Priority: 1
--	---