

Digital Design ENCS2340 VERILOG PROJECT 20 / 6 / 2024

Project Report

Student Name: Ghaith Haj-Ali No.: 1220612

• This pdf contains the Project Verilog Description, Simulation Screenshots and Quartus Diagram.

Contents


1.	Quad_Mux2x1	. 3	
A)	Verilog Description:	.3	
B)	Simulation Screenshot:	.3	
2.	BCD_7Segment_Driver	. 4	
A)	Verilog Description:	.4	
	Simulation Screenshot:		
3.	Decoder2x4	.5	
A)	Verilog Description:	.5	
B)	Simulation Screenshot:	.5	
Quar	Quartus Diagram		

1. Quad_Mux2x1

A) Verilog Description:

```
module Quad Mux2x1 (
 2
          input EN,
 3
          input A0, A1, A2, A3,
 4
          input B0, B1, B2, B3,
 5
          input G1,
 6
          output reg Y0, Y1, Y2, Y3);
 7
 8
    ■always @ (*)begin
 9
    if(EN == 0) begin
10
    if (G1 == 0) begin
                  Y0 = A0;
11
12
                  Y1 = A1;
                  Y2 = A2;
13
14
                  Y3 = A3;
15
              end else begin
                  Y0 = B0;
16
17
                  Y1 = B1;
18
                  Y2 = B2;
19
                  Y3 = B3;
20
              end
21
          end else begin
22
              Y0 = 0;
              Y1 = 0;
23
24
              Y2 = 0;
              Y3 = 0;
25
26
          end
27
      end
      endmodule
```

B) Simulation Screenshot:




2. BCD_7Segment_Driver

A) Verilog Description:

```
module BCD_7Segment_Driver (A, B, C, D, a, b, c, d, e, f, g);
 2
          input A, B, C, D;
 3
          output reg a, b, c, d, e, f, g;
 4
 5
    always @ (A, B, C, D) begin
          case({A, B, C, D})
 6
              4'b0000 :
 8
              {a, b, c, d, e, f, g} = 7'b11111110;
              4'b0001 :
9
10
              {a, b, c, d, e, f, g} = 7'b0110000;
11
              4'b0010 :
              {a, b, c, d, e, f, g} = 7'bl101101;
12
13
              4'b0011 :
14
              \{a, b, c, d, e, f, g\} = 7'b1111001;
              4'b0100 :
15
16
              {a, b, c, d, e, f, g} = 7'b0110011;
              4'b0101 :
17
18
              {a, b, c, d, e, f, g} = 7'b1011011;
19
              4'b0110 :
20
              {a, b, c, d, e, f, g} = 7'b1011111;
21
              4'b0111 :
22
              {a, b, c, d, e, f, g} = 7'b1110000;
23
              4'b1000 :
24
              \{a, b, c, d, e, f, g\} = 7'bllllllll;
25
              4'b1001 :
26
              {a, b, c, d, e, f, g} = 7'b1111011;
27
              default :
28
              {a, b, c, d, e, f, g} = 7'b00000000;
29
          endcase
30
      end
31
      endmodule
32
```

B) Simulation Screenshot:



3. Decoder2x4

A) Verilog Description:

```
1 ■module Decoder2x4 (
 2
          input IO, Il, EN,
 3
          output reg YO, Y1, Y2, Y3);
 4
    ■always @ (*) begin
 6
          if(EN == 0) begin
              case ({I1, I0})
 8
              2'b00: begin
 9
              Y0 = 0;
                               Y1 = 1;
              Y2 = 1;
                               Y2 = 1;
10
11
              end
12
              2'b01: begin
    Y0 = 1;
                               Y1 = 0;
13
              Y2 = 1;
                               Y3 = 1;
14
15
              end
              2'bl0: begin
16
17
              Y0 = 1;
                               Y1 = 1;
18
              Y2 = 0;
                               Y3 = 1;
19
              end
20
              2'bll: begin
21
              Y0 = 1;
                               Y1 = 1;
              Y2 = 1;
                               Y3 = 0;
22
23
              end
              default : begin
24
              Y0 = 1;
                               Y1 = 1;
25
26
              Y2 = 1;
                               Y3 = 1;
27
              end
28
              endcase
29
          end else begin
30
              Y0 = 1;
                               Y1 = 1;
31
              Y2 = 1;
                               Y3 = 1;
32
              end
33
          end
      endmodule
34
```

B) Simulation Screenshot:



Quartus Diagram

