

Digital Design ENCS2340

**VERILOG PROJECT**

20 / 6 / 2024

**\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_**

**Project Report**

Student Name: Ghaith Haj-Ali No.: 1220612

**\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_**

* This pdf contains the Project Verilog Description, Simulation Screenshots and Quartus Diagram.

Contents

[**1.** **Quad\_Mux2x1** 3](#_Toc169798331)

[A) Verilog Description: 3](#_Toc169798332)

[B) Simulation Screenshot: 3](#_Toc169798333)

[**2.** **BCD\_7Segment\_Driver** 4](#_Toc169798334)

[A) Verilog Description: 4](#_Toc169798335)

[B) Simulation Screenshot: 4](#_Toc169798336)


[**3.** **Decoder2x4** 5](#_Toc169798337)

[A) Verilog Description: 5](#_Toc169798338)


[B) Simulation Screenshot: 5](#_Toc169798339)

[**Quartus Diagram** 6](#_Toc169798340)


1. **Quad\_Mux2x1**
2. Verilog Description:




1. Simulation Screenshot:




1. **BCD\_7Segment\_Driver**
2. Verilog Description:




1. Simulation Screenshot:




1. **Decoder2x4**
2. Verilog Description:



1. Simulation Screenshot:



**Quartus Diagram**

****