

# CSE215 Electronic Design Automation

Name:

Mohamed Ibrahim El Ghamry

ID:

15P6019

## **Email:**

15P6019@eng.asu.edu.eg

mohamed.elghamry97@gmail.com

## **Project:**

**Vending Machine** 

https://github.com/Ghamry97/Vending-Machine

## **Junior**

**Computer Engineering and Software Systems** 

#### Introduction

**Vending Machine** is an automated machine that provides items like drink and juice. The logic of this machine is implemented behaviorally using VHDL code and ModelSim.

Vending Machine Features:

- Sells soft drink and juice.
- The price of the drink is 1.25LE.
- The machine only accepts 1LE, 0.5LE and 0.25LE.
- The user first enters the money, then selects either a **soft drink** or **juice**.
- The machine returns the change if any.


In this project we are building a simple frame decoder chip. There are 4 parts of this project:

- Part 1 High-Level Design: We've implemented the behavioral VHDL code (FSM system description) and tested it with a testbench to check that the machine behaves correctly (verification).
- Part 2 Low-Level Synthesis, and Part 3 Design for test (DFT): We've synthesized our FSM with SYF tool using different state encodings, Boolean optimized the network with BOOM tool, Library mapped the network with BOOG tool to obtain a structural view, Netlist optimized the BOOG output with LOON tool, Netlist visualized the LOON output using XSCH tool, Netlist Checked using formal verification with FLABEH and PROOF tools, Delay simulated the obtained encoded code with ModelSim, and finally Scan-Path Insertion(DFT) was done with SCAPIN tool and simulated/verified with ModelSim.
- Part 4 Placement and Routing: This part is about Physical Synthesis, but before starting physical synthesis, we must first construct the chip floorplanning. We've launched placement to our SCAPIN tool output file (.vst) with OCP tool, then we've routed the placed cells with NERO tool, then we started Netlist Extraction with COUGAR tool and we made the Netlist Comparison with LVX tool. After that we made the Design-rule Checking with DRUC tool. Finally, the generated symbolic layout is converted to a real technology using a cif output format for the real layout with the S2R tool (Symbolic-to-Real Conversion) and checked the real view with DREAL real layout viewer.



#### **Details**

Input	(Encoding)	States	
0.25 LE	000	S0	Idle
0.5 LE	001	S1	Got 0.25 LE
1.0 LE	010	S2	Got 0.5 LE
Soft Drink	011	S3	Got 0.75 LE
Juice	100	<b>S4</b>	Got 1.0 LE
		S5	Got 1.25 LE
		S6	Got 1.5 LE
		<b>S7</b>	Got 1.75 LE
		S8	Got 2.0 LE



Output	(Encoding)				
Nothing	00				
Soft Drink	01	FSM Type: N	1ealy		
Juice	10	Transitions: Input/OutputChange			
		Ex:	Input: 000 == 0.25 LE		
Change	(Encoding)	000/0000	Output: 00 == Nothing		
No Change	00		Change: 00 == No Change		
0.25 LE	01				
0.5 LE	10				

## Results and Snapshots

11

#### Finite state machine

0.75 LE




Fig (1): Finite state machine

#### Test bench test strategy tables

Term	Meaning
input <= "000";	Current state: S0
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S1
input <= "000";	Current state: S1
•	
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S2

input <= "000"; Current state: S2 ASSERT change = "00" and output = "00" Input: 0.25 LE Output: Nothing Change: No Change Next state: S3 input <= "000"; Current state: S3 ASSERT change = "00" and output = "00" Input: 0.25 LE **Output: Nothing** Change: No Change Next state: S4 input <= "000"; Current state: S4 ASSERT change = "00" and output = "00" Input: 0.25 LE **Output: Nothing** Change: No Change Next state: S5 input <= "011"; Current state: S5 ASSERT change = "00" and output = "01" Input: Soft Drink Output: Soft Drink Change: No Change Next state: SO input <= "001"; Current state: SO ASSERT change = "00" and output = "00" Input: 0.5 LE **Output: Nothing** Change: No Change Next state: S2 input <= "010"; Current state: S2 ASSERT change = "00" and output = "00" Input: 1.0 LE **Output: Nothing** Change: No Change Next state: S6 input <= "100"; Current state: S6 ASSERT change = "01" and output = "10" Input: Juice **Output: Juice** Change: 0.25 LE Next state: SO

#### ModelSim Simulation




Fig (2): Simulation wave output of the original behavioral vhdl code

#### XFSM Tool Output




Fig (3): Alliance xfsm tool output of the original behavioral vhdl code

#### Boolean Network Optimization [BOOM] Comparisons

Encoding	Initial cost		t	Optimization	Final cost			Literals after
	Surface	Depth	Literals	parameters	Surface	Depth	Literals	factorization
а	355500	13	245	Algorithm: simulated	155500	8	137	108
j	358750	13	249	annealing	155500	8	159	90
m	362000	13	251	Keep aux: no Area: 50 %	200750	8	176	75
0	332500	9	223	Delay: 50 %	158500	5	155	68
r	364000	14	225	Level: 0	195250	8	175	50

#### Netlist Optimization [LOON] Comparisons

Encoding	Critical path delay	Area (with over-cell routing)	Best Delay	Best Area
а	2958 ps	129000 lamda²		✓
j	3234 ps	140000 lamda²		
m	2776 ps	144500 lamda²		
0	2412 ps	152250 lamda²	✓	
r	2775 ps	151500 lamda²		


I would prefer to go with the o encoding, as the machine need to be as fast as possible in corresponding to a user input.

#### **XSCH Tool Output**



Fig (4): Alliance xsch tool output of the best implementation (-o encoding)

#### ModelSim Simulation #2







Fig (5): Simulation wave output of the -o encoded (loon) vhdl code We can see in the last snapshot of the wave, that the output is delayed by 4 ns






Fig (6): Simulation wave output of the -o encoded (scapin) tool output

We can see in the last snapshot of the wave, that the output is delayed by 3 ns

#### **GRAAL Tool Output**




Fig (7) Graal tool on ocp file output




Fig (8) Graal tool on ocp file flatten output




Fig (9) Graal tool on nero file output




Fig (10) Graal tool on nero file flatten output




Fig (11) Graal tool on nero file druc output




Fig (12) DREAL tool on s2r file output




Fig (13) DREAL tool on s2r file flatten output

## **Appendix**

#### vendingmachine.vhd file

```
entity vendingMachine is
     port(
           vdd: in bit;
           vss: in bit;
           clk: in bit;
           input: in bit_vector(2 downto 0);
           rst: in bit;
           output: out bit vector(1 downto 0);
           change: out bit vector(1 downto 0)
     );
end vendingMachine;
architecture beh of vendingMachine is
     type state type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
     signal current s, next s: state type;
     --Synthesis directives:
     --pragma current_state current_s
     --pragma next state next s
     --pragma clock clk
     begin
     process(clk, rst)
           begin
                 if (rising edge(clk) and rst = '1') then
```

```
current s <= s0;
            elsif(rising edge(clk)) then
                  current s <= next s;
            end if;
end process;
process (current s, input)
      begin
            case current s is
                  when s\overline{0} =>
                        output <= "00";
                        change <= "00";
                         if (input = "000") then
                               next s \leq s1;
                        elsif(input = "001") then
                               next s \le s2;
                        elsif(input = "010") then
                               next s \leq s4;
                        end if;
                  when s1 =>
                        output <= "00";
                        change <= "00";
                         if(input = "000") then
                              next s \le s2;
                        elsif(input = "001") then
                               next s \leq s3;
                         elsif(input = "010") then
                               next s \leq s5;
                        end if;
                  when s2 \Rightarrow
                        output <= "00";
                        if(input = "000") then
                               next s \leq s3;
                               change <= "00";
                        elsif(input = "001") then
                               next s \le s4;
                               change <= "00";
                         elsif(input = "010") then
                               next s \leq s6;
                               change <= "01";
                        end if;
                  when s3 =>
                        output <= "00";
                         if(input = "000") then
                               next_s <= s4;
                               change <= "00";
                         elsif(input = "001") then
                               next s \leq s5;
                               change <= "00";
                         elsif(input = "010") then
                               next s \le s7;
                               change <= "10";
                        end if;
                  when s4 \Rightarrow
                        output <= "00";
                         if(input = "000") then
                               next_s <= s5;</pre>
                               change <= "00";
                        elsif(input = "001") then
                               next_s <= s6;
```

```
change <= "01";
                               elsif(input = "010") then
                                     next s <= s8;
                                     change <= "11";
                               end if;
                         when s5 \Rightarrow
                               change <= "00";
                               if(input = "011") then
                                     next s \leq s0;
                                     output <= "01";
                               elsif(input = "100") then
                                     next s \leq s0;
                                     output <= "10";
                               end if;
                         when s6 \Rightarrow
                               change <= "00";
                               if(input = "011") then
                                     next s \leq s0;
                                     output <= "01";
                               elsif(input = "100") then
                                     next s \leq s0;
                                     output <= "10";
                               end if;
                         when s7 =>
                               change <= "00";
                               if (input = "011") then
                                     next_s <= s0;
                                     output <= "01";
                               elsif(input = "100") then
                                     next s \le s0;
                                     output <= "10";
                               end if;
                         when s8 =>
                               change <= "00";
                               if(input = "011") then
                                     next_s <= s0;
                                     output <= "01";
                               elsif(input = "100") then
                                     next s \leq s0;
                                     output <= "10";
                               end if;
                  end case;
      end process;
end beh;
```

#### testbench.vhd file

```
rst: in bit;
            output: out bit vector(1 downto 0);
            change: out bit vector(1 downto 0)
      );
END COMPONENT vendingMachine;
FOR dut: vendingMachine USE ENTITY WORK.vendingMachine (beh);
-- Inputs
SIGNAL clk
                : bit := '0';
SIGNAL rst : bit := '1';
                 : bit := '1';
SIGNAL vdd
                 : bit := '0';
SIGNAL vss
SIGNAL input
                : bit vector(2 Downto 0) := "101";
-- Outputs
SIGNAL change
                : bit vector(1 Downto 0);
SIGNAL output
                : bit vector(1 Downto 0);
-- Constants and Clock period definitions
constant clk period : time := 1000 ns;
BEGIN
      dut: vendingMachine PORT MAP (vdd, vss, clk, input, rst, output, change);
      clk process :process
        clk <= '0';
        wait for clk period/2;
        clk <= '1';
        wait for clk period/2;
   end process;
   stim proc: PROCESS IS
BEGIN
      WAIT FOR clk period; -- For the output to be stable
      ASSERT change = "00" and output = "00"
      REPORT "Reset error"
      SEVERITY error;
      rst <= '0';
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk_period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
```

```
WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "011";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "01"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "001";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "010";
     WAIT FOR clk_period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "100";
     WAIT FOR clk period;
     ASSERT change = "01" and output = "10"
     REPORT "Outputs error"
     SEVERITY error;
end process;
end;
```

#### vendingmachineo\_l.vhd file

```
LIBRARY sxlib ModelSim;
entity vendingmachineo l is
  port (
      vdd
           : in
                      bit;
     VSS
           : in
                      bit;
           : in
      clk
                      bit;
      input : in
                     bit vector(2 downto 0);
           : in
                     bit;
      output : out
                     bit vector(1 downto 0);
     change : out
                     bit vector(1 downto 0)
 );
end vendingmachineo 1;
architecture structural of vendingmachineo l is
Component a4 x2
  port (
      i0 : in
                  bit;
      i1 : in
                   bit;
      i2 : in
                   bit;
      i3
         : in
                   bit;
         : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component inv_x4
  port (
         : in
                   bit;
      i
      nq : out
                   bit;
                   bit;
      vdd : in
```

```
vss : in
                   bit
);
end component;
Component ao2o22_x2
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2 : in
                   bit;
     i3 : in
                   bit;
     q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component noa22 x1
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2
         : in
                   bit;
     nq
         : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component oa2a2a23 x2
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2 : in
                   bit;
     i3 : in
                   bit;
     i4 : in
                   bit;
     i5 : in
                   bit;
     q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component oa2ao222_x2
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2
         : in
                   bit;
         : in
     i3
                   bit;
     i4 : in
                   bit;
     q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component no4_x1
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2 : in
                   bit;
     i3 : in
                   bit;
     nq : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
```

```
end component;
Component oa22 x2
  port (
      i0 : in
                   bit;
      i1 : in
                   bit;
      i2 : in
                   bit;
                   bit;
      q : out
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component oa2a22 x2
  port (
     i0
         : in
                   bit;
      i1 : in
                   bit;
      i2 : in
                   bit;
      i3 : in
                   bit;
      q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component na2 x1
  port (
     i0 : in
                   bit;
      i1 : in
                   bit;
     nq : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component a3_x2
  port (
     i0 : in
                   bit;
      i1 : in
                   bit;
      i2 : in
                   bit;
      q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component na3_x1
  port (
     i0 : in
                   bit;
      i1 : in
                   bit;
      i2 : in
                   bit;
     nq : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component sff1 x4
  port (
      ck : in
                   bit;
         : in
                   bit;
      q : out
                   bit;
      vdd : in
                   bit;
     vss : in
                   bit
```

```
);
end component;
Component o3 x2
  port (
     i0 : in
                  bit;
     i1 : in
                   bit;
     i2 : in
                  bit;
     q : out
                  bit;
     vdd : in
                  bit;
     vss : in
                  bit
);
end component;
Component o2 x2
  port (
     i0 : in
                  bit;
     i1 : in
                  bit;
     q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component a2_x2
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                  bit
);
end component;
Component nao22 x1
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2 : in
                   bit;
     nq : out
                  bit;
     vdd : in
                  bit;
     vss : in
                  bit
);
end component;
Component no2_x1
  port (
     i0 : in
                  bit;
     i1 : in
                  bit;
     nq : out
                   bit;
     vdd : in
                   bit;
     vss : in
                  bit
);
end component;
Component ao22 x2
  port (
     i0 : in
                   bit;
     i1 : in
                   bit;
     i2 : in
                   bit;
     q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
```

```
end component;
Component inv x2
  port (
     i : in
                   bit;
                   bit;
     nq : out
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component no3 x1
  port (
     i0 : in
                  bit;
      i1 : in
                  bit;
     i2 : in
                  bit;
     nq : out
                  bit;
     vdd : in
                  bit;
     vss : in
                  bit
 );
end component;
Component buf x2
  port (
     i : in
                   bit;
      q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
signal mbk buf statmachine current s : bit vector ( 4 downto 4);
signal not input
                                  : bit vector( 2 downto 0);
signal not statmachine current s
                                   : bit vector( 8 downto 0);
signal statmachine current_s
                                   : bit vector( 8 downto 0);
signal oa2ao222 x2 sig
                                    : bit;
                                    : bit;
signal oa2a2a23 x2 sig
signal oa2a22 x2 sig
                                    : bit;
signal oa22 x2 sig
                                    : bit;
signal oa22_x2_9_sig
                                    : bit;
signal oa22 x2 8 sig
                                    : bit;
signal oa22 x2 7 sig
                                    : bit;
signal oa22 x2 6 sig
                                    : bit;
signal oa22 x2 5 sig
                                    : bit;
signal oa22 x2 4 sig
                                    : bit;
signal oa22_x2_3_sig
                                    : bit;
                                    : bit;
signal oa22_x2_2_sig
                                    : bit;
signal oa22 x2 10 sig
signal o3 x2 sig
                                    : bit;
signal o2 x2 sig
                                    : bit;
signal o2 x2 2 sig
                                    : bit;
signal not aux9
                                    : bit;
                                    : bit;
signal not aux8
signal not aux7
                                     : bit;
signal not_aux6
                                     : bit;
                                    : bit;
signal not aux4
                                    : bit;
signal not aux15
                                    : bit;
signal not aux14
signal not aux13
                                    : bit;
signal not aux12
                                    : bit;
signal not aux11
                                    : bit;
                                     : bit;
signal not_aux10
signal not_aux1
                                     : bit;
signal not_aux0
                                     : bit;
```

```
signal noa22 x1 sig
                                     : bit;
signal no4 x1 sig
                                    : bit;
signal no4 x1 2 sig
                                    : bit;
signal no3 x1 sig
                                    : bit;
signal no3 x1 4 sig
                                    : bit;
signal no3_x1_3_sig
                                    : bit;
signal no3 x1_2_sig
                                   : bit;
                                   : bit;
signal no2 x1 sig
signal no2 x1 5 sig
                                   : bit;
signal no2 x1 4 sig
                                   : bit;
signal no2 x1 3 sig
                                    : bit;
signal no2 x1 2 sig
                                    : bit;
signal nao22_x1_sig
                                    : bit;
                                    : bit;
signal nao22 x1 2 sig
                                   : bit;
signal na3 x1 sig
signal na3 x1 2 sig
                                   : bit;
signal na2 x1 sig
                                   : bit;
signal na2 x1 4 sig
                                   : bit;
signal na2 x1 3 sig
                                    : bit;
signal na2 x1_2_sig
                                    : bit;
signal mbk buf not aux7
                                    : bit;
signal inv x2 sig
                                    : bit;
signal inv x2 3 sig
                                    : bit;
                                   : bit;
signal inv x2 2 sig
                                    : bit;
signal aux5
signal aux16
                                    : bit;
signal aux14
                                    : bit;
signal aux13
                                    : bit;
signal aux1
                                    : bit;
signal ao22 x2 sig
                                    : bit;
                                   : bit;
signal ao22 x2 4 sig
                                   : bit;
signal ao22 x2_3_sig
signal ao22 x2 2 sig
                                   : bit;
signal a3 x2 sig
                                   : bit;
signal a3 x2 3 sig
                                    : bit;
signal a3 x2 2 sig
                                    : bit;
                                    : bit;
signal a2 x2 sig
                                    : bit;
signal a2_x2_8_sig
signal a2_x2_7_sig
                                    : bit;
signal a2_x2_6_sig
                                    : bit;
signal a2 x2 5 sig
                                   : bit;
signal a2 x2 4 sig
                                   : bit;
signal a2 x2 3 sig
                                   : bit;
signal a2 x2 2 sig
                                    : bit;
begin
not aux4 ins : a4 x2
  port map (
      i0 => not statmachine current s(1),
      i1 => not statmachine current s(3),
      i2 => not statmachine current s(2),
     i3 => not statmachine current s(0),
      q =  not aux4,
     vdd => vdd
     vss => vss
  );
not aux15 ins : o2 x2
  port map (
      i0 => not aux14,
      i1 => not_input(1),
      q => not aux15,
     vdd => vdd,
```

```
vss => vss
   );
not aux12 ins : a2 x2
   port map (
      i0 => not input(2),
      i1 => not statmachine current s(8),
      q =  not aux12,
      vdd => vdd,
      vss => vss
   );
not aux11 ins : a2 x2
   port map (
      i0 \Rightarrow input(2),
      i1 => not statmachine current s(6),
      q => not aux11,
      vdd => vdd,
      vss => vss
   );
not aux10 ins : a2 x2
   port map (
      i0 \Rightarrow not input(2),
      i1 => not statmachine current s(7),
      q => not aux10,
      vdd => vdd
      vss => vss
not aux9 ins : a2 x2
   port map (
      i0 \Rightarrow input(2),
      i1 => not_statmachine_current_s(5),
      q => not aux9,
      vdd => vdd,
      vss => vss
   );
not_statmachine_current_s_8_ins : inv_x2
   port map (
      i => statmachine current s(8),
      nq => not statmachine current s(8),
      vdd => vdd
      vss => vss
not_aux8_ins : a2_x2
   port map (
      i0 => not input(2),
      i1 => not_statmachine_current_s(6),
      q => not aux8,
      vdd => vdd
      vss => vss
   );
not aux7 ins : a2 x2
   port map (
      i0 \Rightarrow input(2),
      i1 => not_statmachine_current_s(4),
      q =  not_aux7,
      vdd => vdd,
      vss => vss
   ) ;
```

```
not statmachine current s 3 ins : inv x2
   port map (
      i => statmachine current s(3),
      nq => not statmachine current s(3),
      vdd => vdd,
      vss => vss
   );
not statmachine current s 7 ins : inv x2
   port map (
      i => statmachine current s(7),
      nq => not statmachine current s(7),
      vdd => vdd,
      vss => vss
not_statmachine_current_s_6_ins : inv_x2
   port map (
      i => statmachine current s(6),
      nq => not statmachine current s(6),
      vdd => vdd,
      vss => vss
   );
not\_statmachine\_current\_s\_2\_ins : inv x2
   port map (
      i => statmachine current s(2),
      nq => not statmachine current s(2),
      vdd => vdd,
      vss => vss
   );
not aux6 ins : o2 x2
   port map (
      i0 => input(2),
      i1 => not statmachine current s(5),
      q => not_aux6,
      vdd => vdd,
      vss => vss
   );
not statmachine current s 5 ins : inv x2
   port map (
      i => statmachine current s(5),
      nq => not statmachine current s(5),
      vdd => vdd
      vss => vss
   );
not_statmachine_current_s_1_ins : inv_x2
   port map (
      i => statmachine current s(1),
      nq => not statmachine current s(1),
      vdd => vdd
      vss => vss
   );
not aux14 ins : inv x2
   port map (
      i \Rightarrow aux14,
      nq => not aux14,
      vdd => vdd
      vss \Rightarrow vss
```

```
);
not aux0 ins : o2 x2
   port map (
      i0 \Rightarrow input(2),
      i1 => not statmachine current s(4),
      q => not aux0,
      vdd => vdd,
      vss => vss
   );
not statmachine current s 4 ins : inv x4
   port map (
      i => statmachine current s(4),
      nq => not statmachine current s(4),
      vdd => vdd,
      vss => vss
   );
not aux13 ins : inv x2
   port map (
      i \Rightarrow aux13,
      nq => not aux13,
      vdd => vdd,
      vss => vss
   );
not statmachine current s 0 ins : inv x2
   port map (
      i => statmachine current s(0),
      nq => not statmachine current s(0),
      vdd => vdd
      vss => vss
   );
not aux1 ins : inv x2
   port map (
      i \Rightarrow aux1,
      nq => not aux1,
      vdd => vdd,
      vss => vss
   );
not input 2 ins : inv x2
   port map (
      i \Rightarrow input(2),
      nq => not_input(2),
      vdd => vdd,
      vss => vss
not input 1 ins : inv x2
   port map (
      i => input(1),
      nq => not_input(1),
      vdd => vdd,
      vss => vss
   );
not input 0 ins : inv x2
   port map (
      i => input(0),
      nq => not_input(0),
      vdd => vdd,
```

```
vss => vss
   );
aux16 ins : ao2o22 x2
   port map (
      i0 => not aux13,
      i1 => not aux1,
      i2 =  not aux14,
      i3 \Rightarrow aux5,
      q \Rightarrow aux16,
      vdd => vdd,
      vss => vss
   );
aux14 ins : no2 x1
   port map (
      i0 \Rightarrow input(0),
      i1 => rst,
      nq => aux14,
      vdd => vdd
      vss => vss
   );
aux13 ins : no2 x1
   port map (
      i0 => rst,
      i1 => not_input(0),
      nq \Rightarrow aux\overline{13},
      vdd => vdd,
      vss => vss
   );
aux5 ins : no2 x1
   port map (
      i0 => input(1),
      i1 => not_input(2),
      nq => aux5,
      vdd => vdd
      vss => vss
   );
aux1 ins : na2 x1
   port map (
      i0 => input(1),
      i1 => not_input(2),
      nq => aux1,
      vdd => vdd
      vss => vss
   );
oa22 x2 2 ins : oa22 x2
   port map (
      i0 => statmachine current s(0),
      i1 => not input (2),
      i2 \Rightarrow input(1),
      q \Rightarrow oa22 x2 2 sig,
      vdd => vdd
      vss => vss
   );
na2_x1_ins : na2_x1
   port map (
      i0 => not_aux0,
      i1 => not_statmachine_current_s(0),
```

```
nq => na2 x1 siq,
       vdd => vdd
       vss => vss
a3 x2 ins : a3 x2
   port map (
       i0 \Rightarrow aux14,
       i1 \Rightarrow na2 x1 sig,
       i2 \Rightarrow oa2\overline{2} \times \overline{2} 2 sig,
       q \Rightarrow a3 \times \overline{2} \overline{sig}
       vdd => vd\overline{d}
      vss => vss
   );
no2 x1 ins : no2 x1
   port map (
       i0 => not_aux13,
       i1 => not_aux1,
       nq => no2 x1 siq
       vdd => vdd
       vss => vss
   );
oa22 x2 ins : oa22 x2
   port map (
       i0 => statmachine current s(0),
       i1 => no2_x1_sig,
       i2 \Rightarrow a3_x2_sig,
       q \Rightarrow oa22_x2_sig
      vdd => vdd,
      vss => vss
statmachine_current_s_0_ins : sff1_x4
   port map (
       ck => clk,
         \Rightarrow oa22_x2_sig,
       q => statmachine current s(0),
      vdd => vdd,
      vss => vss
   );
oa22 x2 4_ins : oa22_x2
   port map (
       i0 => statmachine current s(1),
       i1 => not_input(2),
       i2 \Rightarrow input(1),
       q \Rightarrow oa22 \times 24 sig
       vdd => vdd
       vss => vss
   );
na2 x1 2 ins : na2 x1
   port map (
       i0 => not aux6,
       i1 => not statmachine current s(1),
      nq => na2 x1 2 sig,
      vdd => vdd
      vss => vss
   );
a3_x2_2_ins : a3_x2
   port map (
```

```
i0 => aux14
       i1 => na2 x1 2 sig,
       i2 \Rightarrow oa2\overline{2} \times \overline{2} \overline{4} sig,
       q \Rightarrow a3 x2 2 sig,
       vdd => vdd
       vss => vss
   );
no2 x1 2 ins : no2 x1
   port map (
       i0 => not_aux13,
       i1 => not_aux1,
       nq => no2_x1_2_sig,
       vdd => vdd
       vss => vss
oa22_x2_3_ins : oa22_x2
   port map (
       i0 => statmachine current s(1),
       i1 \Rightarrow no2_x1_2_sig,
       i2 \Rightarrow a3 \times 2 \times 2 \text{ sig},
       q \Rightarrow oa22 \times 2 3 sig,
       vdd => vdd,
       vss => vss
   );
statmachine current s 1 ins : sff1 x4
   port map (
       ck => clk,
       i \Rightarrow oa22 \times 2 3 sig
       q => statmachine current s(1),
       vdd => vdd,
       vss => vss
   );
oa22 x2 5 ins : oa22 x2
   port map (
       i0 => statmachine current s(2),
       i1 => not_input(2),
       i2 \Rightarrow input(1),
       q \Rightarrow oa22 x2 5 sig,
       vdd => vdd
       vss => vss
   );
oa22_x2_6_ins : oa22_x2
   port map (
       i0 => statmachine current s(6),
       i1 \Rightarrow not input(2),
       i2 => statmachine current s(2),
       q \Rightarrow oa22 x2 6 sig,
       vdd => vdd
       vss => vss
   );
na3 x1 ins : na3 x1
   port map (
       i0 \Rightarrow oa22 \times 26 \text{ sig,}
       i1 \Rightarrow aux14,
       i2 \Rightarrow oa22_x2_5_sig,
       nq => na3 x1 sig,
       vdd => vdd
       vss => vss
```

```
);
o2 x2 ins : o2 x2
   port map (
       i0 => not_aux13,
       i1 => not_aux1,
       q \Rightarrow o2 \times 2 \operatorname{sig}
       vdd => vdd,
       vss => vss
   );
a2 x2 ins : a2 x2
   port map (
       i0 => not aux0,
       i1 => not statmachine current s(2),
       q \Rightarrow a2 \times 2 \operatorname{sig}
       vdd => vdd
       vss => vss
   );
nao22 x1 ins : nao22 x1
   port map (
       i0 \Rightarrow a2_x2_sig
       i1 \Rightarrow o2 \times 2 \text{ sig}
       i2 \Rightarrow na3 \times 1 sig,
       nq => nao22 x1 sig,
       vdd => vdd
       vss => vss
statmachine current s 2 ins : sff1 x4
   port map (
       ck => clk,
          => nao22 x1 siq,
          => statmachine current s(2),
       vdd => vdd,
       vss => vss
   );
ao22_x2_ins : ao22_x2
   port map (
       i0 => not aux6,
       i1 => not input(0),
       i2 => not statmachine current s(3),
       q \Rightarrow ao22 \times 2 sig
       vdd => vdd,
       vss => vss
   );
a2 \times 2 2 \text{ ins} : a2 \times 2
   port map (
       i0 \Rightarrow not input(1),
       i1 \Rightarrow mbk buf statmachine current s(4),
       q \Rightarrow a2 \times 2 2 \operatorname{sig}
       vdd => vdd
       vss => vss
   );
no2 x1 3 ins : no2 x1
   port map (
       i0 \Rightarrow input(2),
       i1 => not_input(1),
       nq => no2_x1_3_sig,
       vdd => vdd,
```

```
vss => vss
   );
a2 x2 3 ins : a2 x2
   port map (
      i0 \Rightarrow no2 \times 1 \otimes 3 \text{ sig,}
       i1 => statmachine current s(7),
       q \Rightarrow a2 x2 3 sig,
      vdd => vdd
      vss => vss
   );
nao22_x1_2_ins : nao22_x1
   port map (
      i0 \Rightarrow a2_x2_3_sig,
      i1 => a2 x2 2 sig,
      i2 \Rightarrow not input(0),
      nq => nao22 x1_2_sig,
      vdd => vdd,
      vss => vss
   );
noa22 x1_ins : noa22_x1
   port map (
       i0 \Rightarrow nao22 \times 1 2 sig
       i1 \Rightarrow ao22 \times 2 sig,
      i2 \Rightarrow aux16,
      nq => noa22_x1_sig,
      vdd => vdd
      vss => vss
   );
statmachine current s 3 ins : sff1 x4
   port map (
       ck => clk,
       i => noa22_x1_sig,
         => statmachine_current_s(3),
      vdd => vdd
      vss => vss
   );
no3 x1 ins : no3 x1
   port map (
       i0 => not aux8,
       i1 => mbk buf not aux7,
       i2 \Rightarrow input(1),
      nq => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );
a2 x2 4 ins : a2 x2
   port map (
       i0 => input(1),
       i1 => mbk_buf_statmachine_current_s(4),
      q \Rightarrow a2 x2 4 sig,
      vdd => vdd
      vss => vss
   );
no2_x1_4_ins : no2_x1
   port map (
       i1 => not_aux7,
       i0 => not_input(1),
```

```
nq => no2 x1 4 sig,
      vdd => vdd
      vss => vss
inv x2 ins : inv x2
   port map (
      i => not aux6,
      nq => inv x2 sig,
      vdd => vdd
      vss => vss
oa2a2a23 x2 ins : oa2a2a23 x2
   port map (
      i0 \Rightarrow inv x2 sig,
      i1 \Rightarrow not input(1),
      i2 \Rightarrow no2 \times 1 + 4 \text{ sig}
      i3 => statmachine current s(8),
      i4 => mbk buf statmachine_current_s(4),
      i5 => input(2),
      q \Rightarrow oa2a2a23 x2 sig,
      vdd => vdd,
      vss => vss
   );
oa2ao222 x2 ins : oa2ao222 x2
   port map (
      i0 \Rightarrow oa2a2a23 \times 2 sig
      i1 \Rightarrow aux14,
      i2 \Rightarrow a2_x2 4 sig,
      i3 => no3 x1_sig,
      i4 \Rightarrow aux13,
      q \Rightarrow oa2ao222 x2 sig,
      vdd => vdd
      vss => vss
   );
statmachine current s 4 ins : sff1 x4
   port map (
      ck => clk,
      i => oa2ao222 x2 sig,
      q => statmachine current s(4),
      vdd => vdd,
      vss => vss
no4_x1_ins : no4_x1
   port map (
      i0 => not aux9,
      i1 => not aux1,
      i2 => not_aux8,
      i3 => not_aux14,
      nq => no4 x1 sig,
      vdd => vdd
      vss => vss
   );
no3 x1 2 ins : no3 x1
   port map (
      i0 => not_aux9,
      i1 => not aux10,
      i2 \Rightarrow input(1),
      nq => no3_x1_2_sig,
```

```
vdd => vdd,
       vss => vss
   );
oa22_x2_8_ins : oa22_x2
   port map (
       i0 => statmachine current s(5),
       i1 \Rightarrow input(1),
       i2 \Rightarrow no3 \times 1 \times 2 siq
       q \Rightarrow oa2\overline{2} \times \overline{2} \overline{8} \operatorname{sig}
       vdd => vdd,
       vss => vss
   );
oa22 x2 7 ins : oa22 x2
   port map (
       i0 \Rightarrow oa22 \times 2  8  sig,
       i1 \Rightarrow aux13,
       i2 = no4 \times 1 \text{ sig,}
       q =  oa22 x2_7 sig,
       vdd => vdd
       vss => vss
   );
statmachine current s 5 ins : sff1 x4
   port map (
       ck => clk,
           \Rightarrow oa22 x2 7 sig,
          => statmachine_current_s(5),
       q
       vdd => vdd
       vss => vss
   );
no4 x1 2 ins : no4 x1
   port map (
       i0 => not_aux10,
       i1 =  not aux1,
       i2 => not aux11,
       i3 =  not_aux14,
       nq => no4_x1_2_sig,
       vdd => vdd,
       vss => vss
   );
no3 x1 3 ins : no3 x1
   port map (
       i0 => not_aux12,
       i1 => not_aux11,
       i2 \Rightarrow input(1),
       nq => no3_x1_3_sig,
       vdd => vdd,
       vss => vss
   );
oa22_x2_10_ins : oa22_x2
   port map (
       i0 => statmachine current s(6),
       i1 \Rightarrow input(1),
       i2 \Rightarrow no3 \times 1 \times 3 \text{ sig},
           => oa22 x2 10 sig,
       q
       vdd => vdd,
       vss => vss
   );
```

```
oa22 x2 9 ins : oa22 x2
   port map (
       i0 => oa22 x2 10 sig,
       i1 \Rightarrow aux13,
       i2 \Rightarrow no4 \times 1 \cdot 2 \operatorname{sig}
       q \Rightarrow oa22 \times 29 sig,
       vdd => vdd,
       vss => vss
   );
statmachine current s 6 ins : sff1 x4
   port map (
       ck => clk,
       i \Rightarrow oa22 \times 29 \text{ sig,}
       q => statmachine current s(6),
       vdd => vdd,
      vss => vss
   );
no3 x1 4 ins : no3 x1
   port map (
       i0 => not_aux1,
       i1 => not_aux12,
       i2 =  not aux14,
      nq => no3 x1 4 siq
      vdd => vdd
       vss => vss
   );
na2_x1_3_ins : na2_x1
   port map (
       i0 \Rightarrow input(2),
       i1 => not statmachine current s(7),
       nq => na2_x1_3_sig,
      vdd => vdd
       vss => vss
   );
ao22 x2 2 ins : ao22 x2
   port map (
       i0 \Rightarrow input(2),
       i1 => input(1),
       i2 \Rightarrow aux13,
       q \Rightarrow ao22 \times 2 \circ sig
       vdd => vdd,
       vss => vss
   );
oa2a22 x2 ins : oa2a22 x2
   port map (
       i0 \Rightarrow ao22 \times 2 2 sig,
       i1 => statmachine current s(7),
       i2 \Rightarrow na2 \times 1 \otimes 3 sig,
       i3 \Rightarrow no3 \times 14 \text{ sig},
       q \Rightarrow oa2a22 x2 sig,
       vdd => vdd,
       vss => vss
   );
statmachine current s 7 ins : sff1 x4
   port map (
       ck => clk,
           => oa2a22 x2_sig,
       i
           => statmachine_current_s(7),
```

```
vdd => vdd,
       vss => vss
   );
inv_x2_2_ins : inv_x2
   port map (
       i => rst,
       nq => inv_x2_2_sig,
       vdd => vdd
       vss => vss
   );
ao22_x2_4_ins : ao22_x2
   port map (
       i0 => not input(1),
       i1 \Rightarrow input(0),
       i2 \Rightarrow inv x2 2 siq
       q \Rightarrow ao22_x2_4_sig,
       vdd => vdd,
       vss => vss
   );
na2 x1 4 ins : na2 x1
   port map (
       i0 \Rightarrow input(0),
       i1 => not input(1),
       nq => na2 x1 4 sig,
       vdd => vdd
       vss => vss
   );
a3 x2 3 ins : a3 x2
   port map (
       i0 \Rightarrow na2 \times 14 \text{ sig}
       i1 => not_statmachine_current_s(3),
       i2 \Rightarrow ao2\overline{2} \times 2\underline{4} \text{sig},
       q \Rightarrow a3 \times 2 3 \overline{sig}
       vdd => vdd
       vss => vss
   );
a2 \times 2 = 5 \text{ ins} : a2 \times 2
   port map (
       i0 => not statmachine current s(1),
       i1 => not statmachine_current_s(0),
       q \Rightarrow a2 x2 5 sig,
       vdd => vdd
       vss => vss
   );
a2 x2 6 ins : a2 x2
   port map (
       i0 => not statmachine_current_s(8),
       i1 => not statmachine current s(2),
       q => a2_x2_6_sig,
       vdd => vdd,
       vss => vss
   );
na3 x1 2 ins : na3 x1
   port map (
       i0 \Rightarrow a2_x2_6_sig,
       i1 \Rightarrow a2_x2_5_sig
       i2 \Rightarrow a3_x2_3_sig,
```

```
nq => na3 \times 1_2 sig,
       vdd => vdd
       vss => vss
a2_x2_7_ins : a2_x2
   port map (
       i0 \Rightarrow input(2),
       i1 => statmachine_current_s(8),
       q \Rightarrow a2_x2_7_sig,
       vdd => vdd,
       vss => vss
   );
ao22 x2 3 ins : ao22 x2
   port map (
       i0 \Rightarrow a2_x2_7_sig
       i1 \Rightarrow aux16,
       i2 \Rightarrow na3 \times 1 \cdot 2 \operatorname{sig}
       q \Rightarrow ao2\overline{2} \times \overline{2} \overline{3} sig,
       vdd => vdd
       vss => vss
   );
statmachine current s 8 ins : sff1 x4
   port map (
       ck => clk,
           => ao22 x2 3 sig,
          => statmachine_current_s(8),
       vdd => vdd
       vss => vss
   );
o3 x2 ins : o3 x2
   port map (
       i0 => not_aux13,
       i1 \Rightarrow input(1),
       i2 => not_aux0,
       q \Rightarrow o3 \times 2 \operatorname{sig}
       vdd => vdd,
       vss => vss
   );
o2 x2 2 ins : o2 x2
   port map (
       i0 \Rightarrow input(2),
       i1 =  not_aux15,
       q => o2_x2_2_sig,
       vdd => vdd,
       vss => vss
   );
a2 x2 8 ins : a2 x2
   port map (
       i0 => not_statmachine_current_s(6),
       i1 => not statmachine current s(4),
       q \Rightarrow a2 \times 2 8 \text{ sig,}
       vdd => vdd
       vss => vss
   );
change_0_ins : nao22_x1
   port map (
       i0 \Rightarrow a2_x2_8_sig,
```

```
i1 \Rightarrow o2 \times 2 2 \text{ sig}
      i2 \Rightarrow o3 x2 sig
      nq => change(0),
      vdd => vdd
      vss => vss
   );
no2 x1 5 ins : no2 x1
   port map (
      i0 => input(2),
      i1 => not_aux15,
      nq => no2 x1_5_sig,
      vdd => vdd
      vss => vss
   );
change 1 ins : ao22 x2
   port map (
      i0 => mbk buf statmachine_current_s(4),
      i1 => statmachine_current_s(5),
      i2 \Rightarrow no2_x1_5_sig,
      q \Rightarrow change(1),
      vdd => vdd,
      vss => vss
   );
output_0_ins : no3_x1
   port map (
      i0 \Rightarrow aux1,
      i1 => not_aux4,
      i2 \Rightarrow not aux13,
      nq => output(0),
      vdd => vdd
      vss => vss
   );
inv x2 3 ins : inv x2
   port map (
      i \Rightarrow aux5,
      nq => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );
output 1 ins : no3 x1
   port map (
      i0 \Rightarrow inv_x2_3_sig,
      i1 => not_aux14,
      i2 => not aux4,
      nq => output(1),
      vdd => vdd
      vss => vss
   );
mbk_buf_statmachine_current_s_4 : buf_x2
   port map (
      i => statmachine current s(4),
      q => mbk buf statmachine current s(4),
      vdd => vdd
      vss => vss
   );
mbk_buf_not_auxx7 : buf_x2
   port map (
```

```
i => not_aux7,
    q => mbk_buf_not_aux7,
    vdd => vdd,
    vss => vss
);
end structural;
```

## testbenchl.vhd file

```
-- Entity declaration for your testbench. Don't declare any ports here
ENTITY vendingmachineox IS
END ENTITY vendingmachineox;
ARCHITECTURE testbench OF vendingmachineox IS
-- Component Declaration for the Device Under Test (DUT)
COMPONENT vendingmachineo 1 IS
port (
      vdd
             : in
                        bit;
      VSS
             : in
                       bit;
             : in
                       bit;
      clk
             : in
      input
                       bit vector(2 downto 0);
             : in
                        bit;
      output : out
                        bit vector(1 downto 0);
      change : out
                        bit vector(1 downto 0);
 );
END COMPONENT vendingmachineo 1;
FOR dut: vendingmachineo 1 USE ENTITY WORK.vendingmachineo 1 (structural);
-- Inputs
SIGNAL clk
               : bit := '0';
SIGNAL rst : bit := '1';
SIGNAL vdd : bit := '1';
SIGNAL vss
                : bit := '0';
SIGNAL input
                : bit vector(2 Downto 0) := "101";
-- Outputs
               : bit vector(1 Downto 0);
SIGNAL change
SIGNAL output
                : bit_vector(1 Downto 0);
-- Constants and Clock period definitions
constant clk period : time := 1000 ns;
     dut: vendingmachineo l PORT MAP (vdd, vss, clk, input, rst, output,
change);
     clk process :process
   begin
        clk <= '0';
        wait for clk period/2;
        clk <= '1';
        wait for clk period/2;
   end process;
   stim proc: PROCESS IS
BEGIN
     WAIT FOR clk period; --For the output to be stable
     ASSERT change = "00" and output = "00"
     REPORT "Reset error"
     SEVERITY error;
```

```
rst <= '0';
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "011";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "01"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "001";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "010";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "100";
     WAIT FOR clk_period;
     ASSERT change = "01" and output = "10"
     REPORT "Outputs error"
     SEVERITY error;
end process;
end;
```

## vendingmachineo s.vhd file

```
LIBRARY sxlib_ModelSim;
entity vendingmachineo s is
```

```
port (
             : in
     vdd
                       bit;
             : in
                       bit;
     VSS
             : in
      clk
                       bit;
             : in
                       bit_vector(2 downto 0);
      input
                       bit;
      rst
             : in
                       bit vector(1 downto 0);
      output : out
                       bit vector(1 downto 0);
      change : out
      scanin : in
                       bit;
             : in
      test
                       bit;
      scanout : out
                       bit.
);
end vendingmachineo s;
architecture structural of vendingmachineo s is
Component a2 x2
  port (
      i0 : in
                   bit;
      i1 : in
                   bit;
         : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component inv x2
  port (
       : in
                   bit;
     i
     nq : out
                   bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component noa2ao222 x1
  port (
      i0 : in
                   bit;
      i1 : in
                   bit;
         : in
      i2
                   bit;
         : in
      i3
                   bit;
      i4 : in
                   bit;
     nq : out
                   bit;
     vdd : in
                   bit;
     vss : in
                  bit
);
end component;
Component a4_x2
  port (
      i0 : in
                   bit;
      i1 : in
                   bit;
      i2 : in
                   bit;
      i3 : in
                   bit;
         : out
                   bit;
      q
      vdd : in
                   bit;
     vss : in
                   bit
);
end component;
Component noa2a22 x1
  port (
     i0 : in
                   bit;
      i1
         : in
                   bit;
      i2 : in
                   bit;
```

```
: in
                    bit;
      nq : out
                    bit;
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
Component ao2o22_x2
  port (
      i0 : in
                    bit;
      i1 : in
                    bit;
      i2 : in
                    bit;
         : in
      i3
                    bit;
         : out
                    bit;
      vdd : in
                   bit;
      vss : in
                   bit
);
end component;
Component nao2o22 x1
   port (
      i0 : in
                   bit;
      i1 : in
                    bit;
      i2 : in
                    bit;
      i3 : in
                    bit;
      nq : out
                    bit;
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
Component oa22 x2
   port (
      i0
         : in
                    bit;
      i1 : in
                    bit;
      i2 : in
                    bit;
         : out
                    bit;
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
Component xr2 x1
   port (
      i0 : in
                    bit;
      i1 : in
                    bit;
      q : out
                    bit;
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
Component na3 x1
  port (
      i0 : in
                    bit;
      i1 : in
                    bit;
      i2 : in
                    bit;
      nq : out
                    bit;
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
Component no4_x1
```

```
port (
     i0 : in
                    bit;
      i1 : in
                    bit;
      i2
         : in
                    bit;
      i3
         : in
                    bit;
      nq : out
                    bit;
      vdd : in
                   bit;
      vss : in
                    bit
);
end component;
Component a3_x2
  port (
      i0 : in
                   bit;
                   bit;
      i1 : in
      i2 : in
                   bit;
      q : out
                    bit;
      vdd : in
                   bit;
      vss : in
                   bit
);
end component;
Component o2 x2
   port (
      i0 : in
                    bit;
      i1 : in
                    bit;
      q : out
                    bit;
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
Component noa22_x1
  port (
      i0 : in
                    bit;
      i1 : in
                    bit;
      i2 : in
                    bit;
      nq : out
                    bit;
      vdd : in
                   bit;
      vss : in
                    bit
);
end component;
Component na2_x1
   port (
      i0 : in
                    bit;
      i1
         : in
                    bit;
      nq : out
                    bit;
      vdd : in
                    bit;
      vss : in
                   bit
);
end component;
Component oa2a22 x2
   port (
      i0 : in
                    bit;
      i1 : in
                    bit;
      i2 : in
                    bit;
      i3 : in
                    bit;
         : out
                    bit;
      q
      vdd : in
                    bit;
      vss : in
                    bit
);
end component;
```

```
Component no2 x1
  port (
     i0 : in
                  bit;
     i1 : in
                  bit;
     nq : out
                  bit;
     vdd : in
                 bit;
     vss : in
                  bit
);
end component;
Component ao22 x2
  port (
     i0 : in
                  bit;
                  bit;
     i1 : in
     i2 : in
                  bit;
     q : out
                  bit;
     vdd : in
                  bit;
     vss : in
                  bit
);
end component;
Component no3 x1
  port (
     i0 : in
                 bit;
     i1 : in
                  bit;
     i2 : in
                  bit;
     nq : out
                  bit;
     vdd : in
                  bit;
     vss : in
                  bit
);
end component;
Component no4_x4
  port (
     i1 : in
                  bit;
     i0 : in
                  bit;
     i2 : in
                  bit;
     i3 : in
                 bit;
     nq : out
                 bit;
     vdd : in
                 bit;
     vss : in
                  bit
);
end component;
Component buf_x4
  port (
     i : in
                  bit;
     q : out
                  bit;
     vdd : in
                  bit;
     vss : in
                  bit
);
end component;
Component sff2 x4
  port (
     ck : in
                  bit;
     cmd : in
                  bit;
     i0 : in
                  bit;
     i1 : in
                  bit;
     q : out
                  bit;
     vdd : in
                   bit;
     vss : in
                   bit
);
```

```
end component;
Component buf x2
  port (
        : in
     i
                    bit;
      q : out
                   bit;
     vdd : in
                   bit;
     vss : in
                    bit
);
end component;
signal mbk buf not statmachine current s : bit vector( 2 downto 0);
                                         : bit_vector( 2 downto 0);
signal not_input
signal not statmachine current s
                                         : bit_vector( 8 downto 0);
signal statmachine current s
                                         : bit vector( 8 downto 0);
signal xr2 x1 sig
                                         : bit;
signal oa2a22 x2 sig
                                         : bit;
signal oa2a22 x2 2 sig
                                         : bit;
signal oa22 x2 sig
                                         : bit;
signal oa22 x2 8 sig
                                         : bit;
signal oa22_x2_7_sig
                                         : bit;
signal oa22_x2_6_sig
                                         : bit;
signal oa22 x2 5 sig
                                         : bit;
signal oa22 x2 4 sig
                                         : bit;
signal oa22 x2 3 sig
                                         : bit;
signal oa22 x2 2 sig
                                         : bit;
                                         : bit;
signal o2 x2 sig
signal o2 x2 7 sig
                                         : bit;
signal o2 x2 6 sig
                                         : bit;
signal o2_x2_5_sig
                                         : bit;
                                         : bit;
signal o2 x2 4 sig
signal o2 x2 3 sig
                                         : bit;
signal o2 x2 2 sig
                                         : bit;
signal not rst
                                         : bit;
signal not aux9
                                         : bit:
signal not aux8
                                         : bit;
signal not aux7
                                         : bit;
signal not_aux6
                                         : bit;
signal not aux5
                                         : bit;
signal not aux4
                                         : bit;
signal not aux2
                                         : bit;
signal not aux10
                                         : bit;
signal not aux1
                                         : bit;
signal not aux0
                                         : bit;
signal noa2ao222 x1 sig
                                         : bit;
signal noa2a22 x1 sig
                                         : bit;
signal noa22_x1_sig
                                         : bit;
signal no4 x1 sig
                                         : bit;
signal no3 x1 sig
                                         : bit;
signal no2 x1 sig
                                         : bit;
signal no2 x1 9 sig
                                         : bit;
                                         : bit;
signal no2 x1 8 sig
                                         : bit;
signal no2 x1 7 sig
signal no2_x1_6_sig
                                         : bit;
signal no2_x1_5_sig
                                         : bit;
signal no2 x1 4 sig
                                         : bit:
signal no2 x1 3 sig
                                         : bit;
signal no2 x1 2 sig
                                         : bit;
signal no2 x1 13 sig
                                         : bit;
signal no2 x1 12 sig
                                         : bit;
signal no2_x1_11_sig
                                         : bit;
signal no2_x1_10_sig
                                         : bit;
signal nao2o22_x1_sig
                                          : bit;
signal na3_x1_sig
                                         : bit;
```

```
signal na3 x1 7 sig
                                          : bit;
signal na3 x1 6 sig
                                          : bit;
signal na3 x1 5 sig
                                          : bit;
signal na3_x1_4_sig
                                          : bit;
signal na3_x1_3_sig
                                          : bit;
signal na3 x1 2 sig
                                          : bit;
signal na2 x1 sig
                                          : bit;
signal na2 x1 9 sig
                                          : bit;
signal na2 x1 8 sig
                                          : bit;
signal na2 x1 7 sig
                                          : bit;
signal na2 x1 6 sig
                                          : bit;
signal na2_x1_5_sig
                                          : bit;
signal na2_x1_4_sig
                                          : bit;
signal na2_x1_3_sig
                                          : bit;
signal na2 x1 2 sig
                                          : bit;
                                          : bit;
signal na2 x1 21 sig
signal na2 x1 20 sig
                                          : bit;
signal na2 x1 19 sig
                                          : bit;
signal na2 x1 18 sig
                                          : bit;
signal na2 x1 17 sig
                                          : bit;
signal na2_x1_16_sig
                                          : bit;
signal na2_x1_15_sig
                                          : bit;
                                          : bit;
signal na2 x1 14 sig
signal na2 x1 13 sig
                                          : bit;
signal na2 x1 12 sig
                                          : bit;
signal na2 x1 11 sig
                                          : bit;
signal na2 x1 10 sig
                                          : bit;
signal inv x2 sig
                                          : bit;
signal inv_x2_2_sig
                                          : bit;
signal aux12
                                          : bit;
signal aux11
                                          : bit;
signal ao2o22 x2 sig
                                          : bit;
signal a4 x2 sig
                                          : bit;
signal a4 x2 3 sig
                                          : bit;
signal a4_x2_2 sig
                                          : bit;
signal a3 x2 sig
                                          : bit;
begin
inv x2 ins : inv x2
  port map (
      i => statmachine current s(1),
      nq => inv x2 sig,
     vdd => vdd,
      vss => vss
   );
not aux4 ins : a3 x2
   port map (
      i0 \Rightarrow inv x2 sig,
      i1 => not_statmachine_current_s(3),
      i2 => not aux2,
      q =  not aux4,
      vdd => vdd
      vss => vss
   );
not aux2 ins : a2 x2
   port map (
      i0 => not statmachine current s(0),
      i1 => not_statmachine_current_s(2),
      q => not aux2,
      vdd => vdd,
      vss => vss
```

```
);
not aux7 ins : o2 x2
   port map (
      i0 => rst,
      i1 => not statmachine current s(7),
      q => not aux7,
      vdd => vdd,
      vss => vss
   );
not aux9 ins : o2 x2
   port map (
      i0 \Rightarrow input(0),
      i1 \Rightarrow input(2),
      q => not aux9,
      vdd => vdd
      vss => vss
   );
not statmachine current s 8 ins : inv x2
   port map (
      i => statmachine current s(8),
      nq => not statmachine current s(8),
      vdd => vdd
      vss => vss
   );
not aux8 ins : o2 x2
   port map (
      i0 => input(2),
      i1 => not_input(0),
      q => not aux8,
      vdd => vdd
      vss => vss
   );
not statmachine current s 7 ins : inv x2
   port map (
      i => statmachine_current_s(7),
      nq => not statmachine current s(7),
      vdd => vdd
      vss => vss
   );
not statmachine current s 3 ins : inv x2
   port map (
      i => statmachine current s(3),
      nq => not statmachine current s(3),
      vdd => vdd
      vss => vss
   );
not statmachine current s 6 ins : inv x2
   port map (
      i => statmachine current s(6),
      nq => not statmachine current s(6),
      vdd => vdd,
      vss => vss
   );
not_aux1_ins : o2_x2
   port map (
      i0 \Rightarrow input(1),
```

```
\overline{i1} =  rst,
      q => not aux1,
      vdd => vdd
      vss => vss
   );
not statmachine current s 2 ins : inv x2
   port map (
      i => statmachine current s(2),
      nq => not statmachine current s(2),
      vdd => vdd
      vss => vss
   );
not aux6 ins : o2 x2
   port map (
      i0 \Rightarrow input(1),
      i1 => not_input(2),
      q =  not aux6,
      vdd => vdd
      vss => vss
   );
not statmachine current s 5 ins : inv x2
   port map (
      i => statmachine current s(5),
      nq => not statmachine current s(5),
      vdd => vdd,
      vss => vss
   );
not aux0 ins : o2 x2
   port map (
      i0 => rst,
      i1 => not_input(1),
      q => not aux0,
      vdd => vdd
      vss => vss
   );
not statmachine current s 4 ins : inv x2
   port map (
      i => statmachine current s(4),
      nq => not statmachine current s(4),
      vdd => vdd
      vss => vss
   );
not aux10 ins : o2 x2
   port map (
      i0 => rst,
      i1 => not_input(0),
      q => not aux10,
      vdd => vdd
      vss => vss
   );
not statmachine current s 0 ins : inv x2
   port map (
      i => statmachine current s(0),
      nq => not_statmachine_current_s(0),
      vdd => vdd,
      vss => vss
   ) ;
```

```
not_aux5_ins : a2_x2
   port map (
      i0 => input(1),
      i1 => not_input(2),
      q => not aux5,
      vdd => vdd
      vss => vss
   );
not input 2 ins : inv x2
   port map (
      i => input(2),
      nq => not input(2),
      vdd => vdd,
      vss => vss
   );
not_input_1_ins : inv_x2
   port map (
      i => input(1),
      nq => not input(1),
      vdd => vdd,
      vss => vss
   );
not_input_0_ins : inv_x2
   port map (
      i \Rightarrow input(0),
      nq => not_input(0),
      vdd => vdd,
      vss => vss
   );
not rst ins : inv x2
   port map (
      i => rst,
      nq => not rst,
      vdd => vdd,
      vss => vss
   );
aux12 ins : no2 x1
   port map (
      i0 => rst,
      i1 => not_aux8,
      nq => aux12,
      vdd => vdd,
      vss => vss
   );
aux11 ins : no2 x1
   port map (
      i0 \Rightarrow input(0),
      i1 => rst,
      nq => aux11,
      vdd => vdd
      vss => vss
   );
na2_x1_ins : na2_x1
   port map (
      i0 => mbk_buf_not_statmachine_current_s(0),
      i1 => not_statmachine_current_s(4),
```

```
nq => na2 x1 siq,
       vdd => vdd
       vss => vss
na2_x1_2_ins : na2_x1
   port map (
       i0 \Rightarrow not input(1),
       i1 => mbk buf not statmachine current s(0),
       nq => na2 x1 2 sig,
       vdd => vdd
       vss => vss
   );
oa22 x2 2 ins : oa22 x2
   port map (
       i0 => statmachine current s(0),
       i1 => input(1),
       i2 \Rightarrow not input(2),
       q \Rightarrow oa22 \times 2 \times 2 \sin \theta
       vdd => vdd
       vss => vss
   );
a4 x2 ins : a4 x2
   port map (
       i0 \Rightarrow oa22 \times 2 \circ sig
       i1 => aux1\overline{1},
       i2 \Rightarrow na2 \times 1_2 = sig
       i3 \Rightarrow na2_x1_sig
       q \Rightarrow a4 \times 2 \text{ sig}
       vdd => vdd
       vss => vss
   );
no2 x1 ins : no2 x1
   port map (
       i0 \Rightarrow not aux10,
       i1 => not_aux5,
       nq => no2_x1_sig,
       vdd => vdd,
       vss => vss
   );
oa22 x2 ins : oa22 x2
   port map (
       i0 => statmachine_current_s(0),
       i1 \Rightarrow no2 \times 1 \text{ sig,}
       i2 \Rightarrow a4_x2_sig,
       q \Rightarrow oa22_x2_sig,
       vdd => vdd
       vss => vss
   );
inv_x2_2_ins : inv_x2
   port map (
       i => statmachine current s(1),
       nq => inv x2 2 sig,
       vdd => vdd
       vss => vss
   );
o2_x2_ins : o2_x2
   port map (
```

```
i0 \Rightarrow input(2),
       i1 => not aux0,
       q \Rightarrow 02 \times 2 \text{ sig}
      vdd => vdd
      vss => vss
   );
o2 x2 2 ins : o2 x2
   port map (
       i0 => not aux10,
       i1 =  not aux5,
      q \Rightarrow o2 \times 2 \sin \theta
      vdd => vdd
      vss => vss
   );
na2 x1 3 ins : na2 x1
   port map (
      i0 => not aux6,
       i1 => aux\overline{1}1,
      nq => na2_x1_3_sig,
      vdd => vdd
      vss => vss
   );
noa2ao222 x1 ins : noa2ao222 x1
   port map (
       i0 \Rightarrow na2 \times 1 \otimes 3 sig,
       i1 => 02 \times 2 2 \text{ sig},
       i2 => not_statmachine_current_s(5),
       i3 => o2 x2 sig,
      i4 \Rightarrow inv x2 2 sig,
      nq => noa2ao222 x1 siq
      vdd => vdd
      vss => vss
   );
na2 x1 4 ins : na2 x1
   port map (
      i0 => mbk_buf_not_statmachine_current_s(2),
       i1 => not statmachine current s(6),
      nq => na2 x1 4 sig,
      vdd => vdd
      vss => vss
   );
na2_x1_5_ins : na2_x1
   port map (
      i0 \Rightarrow not input(1),
      i1 => mbk buf not statmachine current s(2),
      nq => na2_x1_5_sig,
      vdd => vdd
      vss => vss
   );
oa22 x2 4 ins : oa22 x2
   port map (
       i0 => statmachine current s(2),
       i1 \Rightarrow input(1),
       i2 \Rightarrow not input(2),
       q =  oa2\overline{2}_x2_4_sig,
      vdd => vdd
      vss => vss
   ) ;
```

```
a4 x2 2 ins : a4 x2
   port map (
       i0 \Rightarrow oa22 \times 24 \text{ sig}
       i1 \Rightarrow aux1\overline{1},
       i2 \Rightarrow na2_x1_5_sig,
       i3 \Rightarrow na2_x1_4_sig
       q \Rightarrow a4 x2 2 sig
       vdd => vdd
       vss => vss
   );
no2_x1_2_ins : no2_x1
   port map (
       i0 => rst,
       i1 \Rightarrow not input(2),
       nq => no2_x1_2_sig,
       vdd => vdd
       vss => vss
   );
na2 x1 6 ins : na2 x1
   port map (
       i0 => mbk buf not statmachine current s(2),
       i1 => not statmachine current s(4),
       nq => na2 x1 6 sig,
       vdd => vdd
       vss => vss
no2 x1 3 ins : no2 x1
   port map (
       i0 \Rightarrow input(2),
       i1 => not aux1,
       nq => no2_x1_3_sig,
       vdd => vdd
       vss => vss
   );
oa2a22_x2_ins : oa2a22_x2
   port map (
       i0 \Rightarrow no2 \times 1 \otimes 3 \text{ sig}
       i1 =  na2 x1 6 sig,
       i2 \Rightarrow statmachine current s(2),
       i3 \Rightarrow no2 \times 1 \cdot 2 \cdot sig
       q \Rightarrow oa2a22_x2_sig,
       vdd => vdd
       vss => vss
   );
oa22_x2_3_ins : oa22_x2
   port map (
       i0 \Rightarrow oa2a22 \times 2 sig,
       i1 => input(\overline{0}),
       i2 \Rightarrow a4_x2_2_sig
       q \Rightarrow oa22 x2 3 sig,
       vdd => vdd
       vss => vss
   );
oa22_x2_6_ins : oa22_x2
   port map (
       i0 => statmachine_current_s(3),
       i1 \Rightarrow input(1),
```

```
i2 \Rightarrow not input(2),
      q \Rightarrow oa22 x2 6 sig,
      vdd => vdd,
      vss => vss
   );
na3 x1 ins : na3 x1
   port map (
      i0 =  not input(1),
      i1 => not statmachine current s(3),
      i2 => not statmachine_current_s(4),
      nq => na3 x1 siq
      vdd => vdd
      vss => vss
   );
o2 x2 3 ins : o2 x2
   port map (
      i0 => statmachine_current_s(7),
      i1 => statmachine current s(3),
      q => o2_x2_3_sig,
      vdd => vd\overline{d},
      vss => vss
   );
oa22_x2_7_ins : oa22_x2
   port map (
      i0 => statmachine_current_s(4),
      i1 => not input(1),
      i2 \Rightarrow o2_x2_3_sig
      q \Rightarrow oa22_x2_7_sig
      vdd => vdd,
      vss => vss
   );
a4 x2 3 ins : a4 x2
   port map (
      i0 \Rightarrow oa22_x2_7_sig
      i1 \Rightarrow aux11,
      i2 \Rightarrow na3 \times 1 sig,
      i3 \Rightarrow oa22 \times 26 \text{ sig,}
      q \Rightarrow a4 x2 3 sig,
      vdd => vd\overline{d},
      vss => vss
   );
no2_x1_4_ins : no2_x1
   port map (
      i0 => rst,
      i1 \Rightarrow not input(2),
      nq => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );
na2_x1_7_ins : na2_x1
   port map (
      i0 => not statmachine current s(5),
      i1 => not statmachine current s(3),
      nq => na2_x1_7_sig,
      vdd => vdd
      vss => vss
   );
```

```
no2 x1 5 ins : no2 x1
   port map (
       i0 \Rightarrow input(2),
       i1 => not aux1,
       nq => no2_x1_5_sig,
       vdd => vdd,
       vss => vss
   );
oa2a22 x2 2 ins : oa2a22 x2
   port map (
       i0 \Rightarrow no2 \times 15 sig,
       i1 \Rightarrow na2\_x1\_7\_sig,
       i2 => statmachine current s(3),
       i3 \Rightarrow no2 \times 14 \text{ sig,}
       q \Rightarrow oa2a22 x2 2 sig,
       vdd => vdd
       vss => vss
   );
oa22 x2 5 ins : oa22 x2
   port map (
       i0 \Rightarrow oa2a22 \times 2 \circ sig
       i1 \Rightarrow input(0),
       i2 => a4 x2 3 siq
       q \Rightarrow oa22 x2 5 sig,
       vdd => vdd,
       vss => vss
na2 x1 8 ins : na2 x1
   port map (
       i0 \Rightarrow input(1),
       i1 => not statmachine current s(4),
       nq => na2 x1 8 sig,
       vdd => vdd
       vss => vss
   );
na2_x1_9_ins : na2_x1
   port map (
       i0 => not aux0,
       i1 => not statmachine current s(6),
       nq => na2 x1 9 siq,
       vdd => vdd
       vss => vss
   );
na3 x1 3 ins : na3 x1
   port map (
       i0 \Rightarrow aux12,
       i1 \Rightarrow na2 x1 9 sig,
       i2 \Rightarrow na2 \times 1 \otimes sig,
       nq => na3 \times 1 \cdot 3 \operatorname{sig}
       vdd => vdd
       vss => vss
   );
na2 x1 10 ins : na2 x1
   port map (
       i0 => not_input(1),
       i1 => not_statmachine_current s(5),
       nq => na2_x1_10_sig,
       vdd => vdd,
```

```
vss => vss
    );
na2 x1 11 ins : na2 x1
    port map (
        i0 => not aux1,
        i1 => not statmachine current s(8),
        nq \Rightarrow na2 \times 1 \cdot 11 \cdot sig,
        vdd => vdd
        vss => vss
    );
no2_x1_6_ins : no2_x1
    port map (
        i0 => rst,
        i1 => not aux9,
       nq => no2_x1_6_sig,
       vdd => vdd
       vss => vss
    );
na3 x1 4 ins : na3 x1
    port map (
        i0 \Rightarrow no2 \times 1 6 \text{ sig},
        i1 \Rightarrow na2 \times 1 \cdot 11 \operatorname{siq}_{\bullet}
        i2 \Rightarrow na2 \times 1 \cdot 10 \operatorname{sig}
       nq => na3 \times 1 \cdot 4 \operatorname{sig}
       vdd => vdd
        vss => vss
    );
no2 x1 7 ins : no2 x1
    port map (
        i0 => rst,
        i1 => not_input(2),
        nq => no2 x1 7 sig,
        vdd => vdd
        vss => vss
    );
na2 x1 12 ins : na2 x1
    port map (
        i0 \Rightarrow no2 \times 17 \text{ sig,}
        i1 => statmachine current s(4),
       nq \Rightarrow na2 \times 1 \cdot 12 \cdot siq
       vdd => vdd
        vss => vss
    );
na3_x1_2_ins : na3_x1
    port map (
        i0 \Rightarrow na2 \times 1 \cdot 12 \operatorname{sig}
        i1 => na3 x1 4 sig,
        i2 \Rightarrow na3 \times 1 \cdot 3 \cdot siq
        nq => na3_x1_2_sig
        vdd => vdd,
        vss => vss
    );
na2 x1 14 ins : na2 x1
    port map (
        i0 \Rightarrow input(1),
        i1 => not_statmachine_current_s(5),
        nq => na2_x1_14_sig,
```

```
vdd => vdd,
       vss => vss
na2_x1_15_ins : na2_x1
   port map (
       i0 => not aux0,
       i1 => not statmachine current s(7),
       nq \Rightarrow na2 \times 1 \cdot 15 \operatorname{sig}
       vdd => vdd
       vss => vss
   );
na3_x1_5_ins : na3_x1
   port map (
       i0 \Rightarrow aux12,
       i1 \Rightarrow na2 \times 1 \cdot 15 \operatorname{siq}
       i2 \Rightarrow na2 \times 1 \cdot 14 \operatorname{sig}
       nq => na3_x1_5_sig,
       vdd => vdd,
       vss => vss
   );
no2 x1 8 ins : no2 x1
   port map (
       i0 \Rightarrow rst,
       i1 => not_input(2),
       nq => no2 x1 8 sig,
       vdd => vdd,
       vss => vss
   );
no2 x1 9 ins : no2 x1
   port map (
       i0 => not aux9,
       i1 => not_aux1,
       nq => no2 x1 9 sig,
       vdd => vdd
       vss => vss
   );
noa2a22 x1 ins : noa2a22 x1
   port map (
       i0 => statmachine current s(6),
       i1 \Rightarrow no2 \times 19 sig,
       i2 => statmachine_current_s(5),
       i3 \Rightarrow no2_x1_8_sig
       nq => noa2a22 x1 sig,
       vdd => vdd
       vss => vss
   );
na2 x1 13 ins : na2 x1
   port map (
       i0 \Rightarrow noa2a22_x1_sig,
       i1 \Rightarrow na3_x1_5_sig,
       nq \Rightarrow na2 \times 1 \times 13 \text{ sig,}
       vdd => vdd,
       vss => vss
   );
na2_x1_17_ins : na2_x1
   port map (
       i0 \Rightarrow input(1),
```

```
i1 => not statmachine_current_s(6),
       nq \Rightarrow na2_x1_17_sig,
       vdd => vdd
       vss => vss
   );
na2 x1 18 ins : na2 x1
   port map (
       i0 => not aux0,
       i1 => not statmachine_current_s(8),
       nq => na2 \times 1 \cdot 18 \operatorname{sig}
       vdd => vdd,
       vss => vss
   );
na3 x1 6 ins : na3 x1
   port map (
       i0 \Rightarrow aux12,
       i1 =  na2 x1_18_sig,
       i2 \Rightarrow na2 \times 1 \cdot 17 \operatorname{sig}
       nq => na3 x1 6 sig,
       vdd => vdd,
       vss => vss
   );
o2 x2 4 ins : o2 x2
   port map (
       i0 => not aux9,
       i1 => not_aux1,
       q => o2_x2_4_sig,
       vdd => vdd,
       vss => vss
   );
na2 x1 19 ins : na2 x1
   port map (
       i0 \Rightarrow input(2),
       i1 => not_rst,
       nq => na2 x1 19 sig,
       vdd => vdd,
       vss => vss
   );
ao2o22 x2_ins : ao2o22_x2
   port map (
       i0 \Rightarrow na2 \times 1 \cdot 19 \operatorname{sig}_{\bullet}
       i1 => not_statmachine_current_s(6),
       i2 => not_statmachine_current_s(7),
       i3 => 02 \times 24 \text{ sig,}
       q \Rightarrow ao2o22 x2 sig,
       vdd => vdd
       vss => vss
    );
na2_x1_16_ins : na2_x1
   port map (
       i0 \Rightarrow ao2o22 \times 2 sig,
       i1 \Rightarrow na3 \times 16 sig,
       nq \Rightarrow na2 \times 1 \cdot 16 \cdot sig,
       vdd => vdd
       vss => vss
    );
no2_x1_10_ins : no2_x1
```

```
port map (
      i0 => input(1),
       i1 => input(2),
      nq => no2 x1 10 sig,
      vdd => vdd,
      vss => vss
   );
no3 x1 ins : no3 x1
   port map (
       i0 \Rightarrow no2 \times 1 \cdot 10 \operatorname{sig}
       i1 => not_aux7,
      i2 => not_input(0),
      nq => no3 x1 sig,
      vdd => vdd,
      vss => vss
02_x2_5_ins : 02_x2
   port map (
      i0 => input(2),
       i1 => not aux1,
       q \Rightarrow o2 \times 25 \text{ sig,}
      vdd => vdd,
      vss => vss
   );
nao2o22 x1 ins : nao2o22 x1
   port map (
       i0 \Rightarrow o2_x2_5_sig,
       i1 => not statmachine current s(8),
       i2 => not aux7,
      i3 =  not input(2),
      nq => nao2o22 x1 sig,
      vdd => vdd
      vss => vss
   );
oa22 x2 8 ins : oa22 x2
   port map (
      i0 \Rightarrow nao2o22 \times 1 \text{ sig,}
       i1 \Rightarrow not input(0),
      i2 = no3 x1 sig,
       q \Rightarrow oa22 \times 28 sig
      vdd => vdd,
      vss => vss
   );
xr2 x1 ins : xr2 x1
   port map (
      i0 => input(0),
       i1 => input(2),
       q \Rightarrow xr2 x1 sig,
      vdd => vdd,
      vss => vss
   );
na3 x1 7 ins : na3 x1
   port map (
       i0 => not rst,
       i1 => not_aux2,
       i2 \Rightarrow xr2_x1_sig,
       nq => na3_x1_7_sig,
       vdd => vdd,
```

```
vss => vss
   );
no4 x1 ins : no4 x1
   port map (
      i0 => statmachine current s(8),
      i1 => statmachine_current_s(1),
      i2 \Rightarrow na3 \times 17 sig,
      i3 => statmachine current s(3),
      nq => no4 x1_sig,
      vdd => vdd
      vss => vss
   );
o2 x2 6 ins : o2 x2
   port map (
      i0 \Rightarrow input(0),
      i1 => not aux6,
      q => 02_{x2}^{-}6_{sig}
      vdd => vd\overline{d},
      vss => vss
   );
na2 x1 20 ins : na2 x1
   port map (
      i0 \Rightarrow input(0),
      i1 => not_aux5,
      nq => na2 x1 20 sig,
      vdd => vdd,
      vss => vss
   );
a3 x2 ins : a3 x2
   port map (
      i0 => not rst,
      i1 => na2_x1_20_sig,
      i2 \Rightarrow o2_x2_6_sig,
      q \Rightarrow a3_x2_sig
      vdd => vdd,
      vss => vss
   );
o2 x2 7 ins : o2 x2
   port map (
      i0 => not input(2),
      i1 => not_statmachine current s(8),
      q \Rightarrow o2_x2_7_sig,
      vdd => vdd,
      vss => vss
noa22 x1 ins : noa22 x1
   port map (
      i0 => o2 x2 7 sig,
      i1 \Rightarrow a3x2\underline{sig}
      i2 => no4_x1_sig
      nq => noa22 x1 sig,
      vdd => vdd,
      vss => vss
   );
no2_x1_11_ins : no2_x1
   port map (
      i0 => not_aux8,
```

```
i1 \Rightarrow not aux1,
       nq => no2 x1 11 sig,
       vdd => vdd
       vss => vss
   );
na2 x1 21 ins : na2 x1
   port map (
       i0 => not statmachine current s(6),
       i1 => not_statmachine_current_s(4),
       nq => na2 \times 1 \times 21 \text{ sig,}
       vdd => vdd,
       vss => vss
   );
no2 x1 12 ins : no2 x1
   port map (
       i0 => not aux9,
       i1 =  not aux0,
       nq => no2 \times 1 \cdot 12 \operatorname{sig}
       vdd => vdd
       vss => vss
   );
change 0 ins : oa2a22 x2
   port map (
       i0 \Rightarrow no2 \times 1 \cdot 12 \operatorname{sig}
       i1 \Rightarrow na2 \times 1 21 \text{ sig},
       i2 => statmachine current s(4),
       i3 \Rightarrow no2_x1_11_sig,
       q \Rightarrow change(0),
       vdd => vdd,
       vss => vss
   );
no2 x1 13 ins : no2 x1
   port map (
       i0 => not aux9,
       i1 => not_aux0,
       nq => no2_x1_13_sig,
       vdd => vdd,
       vss => vss
   );
change 1 ins : ao22 x2
   port map (
       i0 => statmachine_current_s(4),
       i1 => statmachine current s(5),
       i2 \Rightarrow no2 \times 1 \times 13 \text{ sig,}
       q \Rightarrow change(1),
       vdd => vdd
       vss => vss
   );
output_0_ins : no3_x1
   port map (
       i0 => not aux0,
       i1 \Rightarrow not aux8,
       i2 =  not aux4,
       nq => output(0),
       vdd => vdd,
       vss => vss
   );
```

```
output 1 ins : no4 x4
   port map (
      i1 => not_aux1,
      i0 => not input(2),
      i2 =  not aux4,
      i3 =  input(0),
      nq => output(1),
      vdd => vdd,
      vss => vss
   );
dmbk buf not statmachine current s 2 : buf x4
   port map (
          => not statmachine current s(2),
      i
         => mbk buf_not_statmachine_current_s(2),
      vdd => vdd
      vss => vss
   );
mbk buf not statmachine current s 0 : buf x2
   port map (
         => not statmachine current s(0),
      q => mbk buf not statmachine current s(0),
      vdd => vdd,
      vss => vss
   );
statmachine current s 0 ins scan 0 : sff2 x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow oa22 \times 2 siq
      i1 => scanin,
      q => statmachine current s(0),
      vdd => vdd
      vss => vss
   );
statmachine current s 1 ins scan 1 : sff2 x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow noa2ao222 x1 sig,
      i1 => statmachine current s(0),
      q => statmachine current s(1),
      vdd => vdd
      vss => vss
   );
statmachine_current_s_2_ins_scan_2 : sff2_x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow oa22 \times 2 3 \text{ sig},
      i1 => statmachine current s(1),
      q => statmachine current s(2),
      vdd => vdd,
      vss => vss
statmachine_current_s_3_ins_scan_3 : sff2_x4
   port map (
      ck => clk,
      cmd => test,
```

```
i0 \Rightarrow oa22 \times 25 \text{ sig},
      i1 => statmachine current s(2),
      q \Rightarrow statmachine current s(3),
      vdd => vdd
      vss => vss
   );
statmachine current s 4 ins scan 4 : sff2 x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow na3 \times 1 2 sig
      i1 => statmachine_current_s(3),
      q => statmachine current s(4),
      vdd => vdd,
      vss => vss
   );
statmachine_current_s_5_ins_scan_5 : sff2_x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow na2 \times 1 \times 13 \text{ sig},
      i1 => statmachine current s(4),
      q => statmachine current s(5),
      vdd => vdd
      vss => vss
   );
statmachine_current_s_6_ins_scan_6 : sff2_x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow na2 \times 1 \cdot 16 \text{sig},
      i1 => statmachine current s(5),
      q => statmachine current s(6),
      vdd => vdd
      vss => vss
   );
statmachine current s 7 ins scan 7 : sff2 x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow oa22 \times 2  8  sig
          => statmachine current s(6),
      q => statmachine_current_s(7),
      vdd => vdd
      vss => vss
statmachine current s 8 ins scan 8 : sff2 x4
   port map (
      ck => clk,
      cmd => test,
      i0 \Rightarrow noa22_x1_sig
      i1 => statmachine current s(7),
      q => statmachine current s(8),
      vdd => vdd
      vss => vss
   );
buf_scan_9 : buf_x2
   port map (
```

```
i => statmachine_current_s(8),
    q => scanout,
    vdd => vdd,
    vss => vss
);
end structural;
```

## testbenchs.vhd file

```
-- Entity declaration for your testbench. Don't declare any ports here
ENTITY vendingmachineos IS
END ENTITY vendingmachineos;
ARCHITECTURE testbench OF vendingmachineos IS
-- Component Declaration for the Device Under Test (DUT)
COMPONENT vendingmachineo s IS
port (
      vdd
             : in
                        bit;
      VSS
             : in
                       bit;
             : in
                       bit;
      clk
             : in
      input
                       bit vector(2 downto 0);
             : in
                       bit;
      output : out
                       bit vector(1 downto 0);
                       bit vector(1 downto 0);
      change : out
      scanin : in
                       bit;
      test : in
                       bit;
      scanout : out
                       bit
 );
END COMPONENT vendingmachineo s;
FOR dut: vendingmachineo s USE ENTITY WORK.vendingmachineo s (structural);
-- Inputs
SIGNAL clk
                 : bit := '0';
SIGNAL rst : bit := '1';
SIGNAL vdd
                : bit := '1';
                : bit := '0';
SIGNAL vss
                : bit vector(2 Downto 0) := "101";
SIGNAL input
                : bit := '0';
SIGNAL scanin
SIGNAL test
                : bit := '0';
SIGNAL scanout : bit := '0';
-- Outputs
SIGNAL change
                : bit vector(1 Downto 0);
               : bit vector(1 Downto 0);
SIGNAL output
-- Constants and Clock period definitions
constant clk period : time := 1000 ns;
constant sequence: bit vector := "0011111011011001001111100";
BEGIN
     dut: vendingmachineo s PORT MAP (vdd, vss, clk, input, rst, output, change,
scanin, test, scanout);
     clk process :process
   begin
        clk <= '0';
        wait for clk period/2;
        clk <= '1';
        wait for clk period/2;
```

```
end process;
   stim proc: PROCESS IS
BEGIN
      test <= '1';
      for i In 0 to sequence'length-1 loop
      wait for clk period; -- Leave time for the output to stabilize
      if i>=4 then -- Assert condition
      Assert scanout=sequence(i-4)
      Report "scanout does not follow scan in"
      Severity error;
      end if;
      scanin <= sequence(i); -- scanin changes on the next wait</pre>
      end loop;
      test <= '0';
      WAIT FOR clk period; -- For the output to be stable
      ASSERT change = "00" and output = "00"
      REPORT "Reset error"
      SEVERITY error;
      rst <= '0';
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "000";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "011";
      WAIT FOR clk period;
      ASSERT change = "00" and output = "01"
      REPORT "Outputs error"
      SEVERITY error;
      input <= "001";
      WAIT FOR clk_period;
      ASSERT change = "00" and output = "00"
      REPORT "Outputs error"
      SEVERITY error;
```

```
input <= "010";
WAIT FOR clk_period;
ASSERT change = "00" and output = "00"
REPORT "Outputs error"
SEVERITY error;

input <= "100";
WAIT FOR clk_period;
ASSERT change = "01" and output = "10"
REPORT "Outputs error"
SEVERITY error;
end process;
end;</pre>
```

#### makefile

```
#To run this makefile please type the "make" command#
all: vendingmachinea.vbe \
     vendingmachinej.vbe \
     vendingmachinem.vbe \
     vendingmachineo.vbe \
     vendingmachiner.vbe \
     syf \
     vendingmachinea o.vbe \
     vendingmachinej o.vbe \
     vendingmachinem o.vbe \
     vendingmachiner o.vbe \
     vendingmachineo o.vbe \
     boom \
     vendingmachinea o.vst \
     vendingmachinej o.vst \
     vendingmachinem o.vst \
     vendingmachiner o.vst \
     vendingmachineo_o.vst \
     boog \
     vendingmachinea l.xsc \
     vendingmachinej_l.xsc \
     vendingmachinem l.xsc \
     vendingmachiner l.xsc \
     vendingmachineo l.xsc \
     loon \
     vendingmachineo_labs.vbe \
     flatbeh \
     proof \
     scapin \
     ocp \
     nero \
     cougar \
     s2r \
     clean \
     credits
     @echo "-- Done, All Good --"
#-----#
vendingmachinea.vbe: vendingmachine.fsm
     @echo "
               Encoding Synthesis -> vendingmachinea.vbe"
     syf -CEV -a vendingmachine
vendingmachinej.vbe: vendingmachine.fsm
     @echo "
               Encoding Synthesis -> vendingmachinej.vbe"
     syf -CEV -j vendingmachine
```

```
vendingmachinem.vbe: vendingmachine.fsm
     @echo " Encoding Synthesis -> vendingmachinem.vbe"
     syf -CEV -m vendingmachine
vendingmachineo.vbe: vendingmachine.fsm
     @echo " Encoding Synthesis -> vendingmachineo.vbe"
     syf -CEV -o vendingmachine
vendingmachiner.vbe: vendingmachine.fsm
              Encoding Synthesis -> vendingmachiner.vbe"
     @echo "
     syf -CEV -r vendingmachine
syf:
     mkdir ./SYF
     cp *.vbe ./SYF
     cp *.enc ./SYF
#-----#
vendingmachinea o.vbe: vendingmachinea.vbe
     @echo "[BOOM] Boolean optimizing -a -> $@"
     boom -V -d 50 vendingmachinea.vbe vendingmachinea o.vbe >
vendingmachinea.out
vendingmachinej o.vbe: vendingmachinej.vbe
     @echo "[BOOM] Boolean optimizing -j -> $@"
     boom -V -d 50 vendingmachinej.vbe vendingmachinej o.vbe >
vendingmachinej.out
vendingmachinem o.vbe: vendingmachinem.vbe
     @echo "[BOOM] Boolean optimizing -m -> $@"
     boom -V -d 50 vendingmachinem.vbe vendingmachinem o.vbe >
vendingmachinem.out
vendingmachineo o.vbe: vendingmachineo.vbe
     @echo "[BOOM] Boolean optimizing -o -> $@"
     boom -V -d 50 vendingmachineo.vbe vendingmachineo o.vbe >
vendingmachineo.out
vendingmachiner o.vbe: vendingmachiner.vbe
     @echo "[BOOM] Boolean optimizing -r -> $@"
     boom -V -d 50 vendingmachiner.vbe vendingmachiner o.vbe >
vendingmachiner.out
boom:
     mkdir ./BOOM
     cp *_o.vbe ./BOOM
     mv *.out ./BOOM
  ----#
vendingmachinea o.vst : vendingmachinea o.vbe
     @echo "[BOOG] Library Mapping -a -> $@ "
     boog -l paramfile vendingmachinea o
vendingmachinej o.vst : vendingmachinej o.vbe
     @echo "[BOOG] Library Mapping -j -> $@ "
     boog -l paramfile vendingmachinej o
vendingmachinem o.vst : vendingmachinem o.vbe
     @echo "[BOOG] Library Mapping -m -> $@ "
     boog -l paramfile vendingmachinem o
vendingmachineo_o.vst : vendingmachineo_o.vbe
```

```
@echo "[BOOG] Library Mapping -o -> $@ "
     boog -l paramfile vendingmachineo o
vendingmachiner o.vst : vendingmachiner o.vbe
     @echo "[BOOG] Library Mapping -r -> $@ "
     boog -l paramfile vendingmachiner o
boog:
     mkdir ./BOOG
     cp *.vst ./BOOG
     cp *.xsc ./BOOG
#-----#
vendingmachinea l.xsc : vendingmachinea o.vst
     @echo "[LOON] Netlist optimizing -a -> $@ "
     loon vendingmachinea o vendingmachinea l paramfile > vendingmachinea l.out
vendingmachinej l.xsc : vendingmachinej o.vst
     @echo "[LOON] Netlist optimizing -j -> $@ "
     loon vendingmachinej o vendingmachinej l paramfile > vendingmachinej l.out
vendingmachinem l.xsc : vendingmachinem o.vst
     @echo "[LOON] Netlist optimizing -m -> $@ "
     loon vendingmachinem o vendingmachinem 1 paramfile > vendingmachinem 1.out
vendingmachineo l.xsc : vendingmachineo o.vst
     @echo "[LOON] Netlist optimizing -o -> $@ "
     loon vendingmachineo o vendingmachineo 1 paramfile > vendingmachineo 1.out
vendingmachiner l.xsc : vendingmachiner o.vst
     @echo "[LOON] Netlist optimizing -r -> $@ "
     loon vendingmachiner o vendingmachiner 1 paramfile > vendingmachiner 1.out
loon:
     mkdir ./LOON
     cp *_l.vst ./LOON
cp *_l.xsc ./LOON
     mv *.out ./LOON
#-----#
vendingmachineo labs.vbe : ./LOON/vendingmachineo l.vst
     @echo "[FLATBEH] Netlist checking -o -> $@ "
     flatbeh vendingmachineo l
flatbeh:
     mkdir ./FLATBEH
     cp * labs.vbe ./FLATBEH
#-----#
proof :
     @echo "[PROOF] Netlist checking -o -> $@ "
     proof -d ./SYF/vendingmachineo ./FLATBEH/vendingmachineo labs
#----#
          ./LOON/vendingmachineo l.vst
     @echo "[SCAPIN] Scan-path insertion (DFT) $@ "
     scapin -VRB -P sxlib.scapin vendingmachineo l pathfile vendingmachineo s
     mkdir ./SCAPIN
     cp *_s.vst ./SCAPIN
```

```
#----#
ocp: ./SCAPIN/vendingmachineo s.vst
     @echo "[OCP] Placement $@ "
     alliance-ocp -v -ring -ioc pinorder vendingmachineo s vendingmachineo ocp >
vendingmachineo ocp.out
    mkdir ./OCP
    cp *.ap ./OCP
    mv *.out ./OCP
#-----#
nero: ./OCP/vendingmachineo ocp.ap ./SCAPIN/vendingmachineo s.vst
     @echo "[NERO] Routing $@ "
     nero -V -p vendingmachineo ocp vendingmachineo s vendingmachineo s >
vendingmachineo nero.out
    mkdir ./NERO
    cp * s.ap ./NERO
    mv * nero.out ./NERO
#-----#
         ./NERO/vendingmachineo s.ap ./SCAPIN/vendingmachineo s.vst
cougar:
     @echo "[COUGAR] Netlist extraction $@ "
    MBK OUT LO=al; export MBK OUT LO; \
    RDS TECHNO NAME=./techno/techno-035.rds; \
    export RDS TECHNO NAME; \
     cougar -v vendingmachineo s vendingmachineo cougar >
vendingmachineo cougar.out
     @echo "[LVX] Netlist comparison $@ "
     lvx vst al vendingmachineo s vendingmachineo cougar -f >
vendingmachineo lvx.out
    mkdir ./COUGAR
    mv *.al ./COUGAR
    mv * cougar.out ./COUGAR
    mkdir ./LVX
    mv * lvx.out ./LVX
#-----#
s2r: ./NERO/vendingmachineo s.ap
     @echo "[S2R] Symbolic to real conversion $@ "
    s2r -v -r vendingmachineo s > vendingmachineo s2r.out
    mkdir ./S2R
    mv * s2r.out ./S2R
    mv *.cif ./S2R
#-----#
credits:
    @echo ""
     @echo "[CREDITS]"
     @echo "Mohamed El Ghamry"
     @echo "Faculty of Engineering Student"
     @echo "Ain Shams University"
     @echo "Computer Engineering and Software Systems Department"
     @echo ""
#----#
     rm -f *.vbe *.enc *.vst *.xsc *.ap *.out *.al *.cif *~
     @echo "Erase all the unnecessary files generated by the makefile"
delete:
    rm -rf SYF
```

```
rm -rf BOOM
rm -rf BOOG
rm -rf LOON
rm -rf FLATBEH
rm -rf SCAPIN
rm -rf OCP
rm -rf NERO
rm -rf COUGAR
rm -rf LVX
rm -rf S2R
@echo "Erase all the folders generated by the makefile"
```

## paramfile

```
#M{2}
#L{2}
#C{
output(0): 100;
output(1): 100;
change(0): 100;
change(1): 100;
}
```

## pathfile

```
BEGIN PATH REG
statmachine current s 0 ins
statmachine current s 1 ins
statmachine current s 2 ins
statmachine current s 3 ins
statmachine current s 4 ins
statmachine current s 5 ins
statmachine current s 6 ins
statmachine_current_s_7_ins
statmachine_current_s_8_ins
END_PATH_REG
BEGIN CONNECTOR
SCAN IN scanin
SCAN OUT scanout
SCAN TEST test
END CONNECTOR
```

# pinorder iocfile

```
LEFT (
  (IOPIN input(0).0);
  (IOPIN input(1).0);
  (IOPIN input(2).0);)
TOP (
  (IOPIN scanin.0);
  (IOPIN test.0);
  (IOPIN clk.0);)
RIGHT (
  (IOPIN change(0).0);
  (IOPIN change(1).0);
  (IOPIN rst.0);)
BOTTOM (
  (IOPIN scanout.0);
  (IOPIN output(0).0);
```

(IOPIN output(1).0 );)

Please note that all source codes and output files are included in the project folder/GitHub repository.