

# CSE215 Electronic Design Automation

Name:

Mohamed Ibrahim El Ghamry

ID:

15P6019

**Email:** 

15P6019@eng.asu.edu.eg

**Project:** 

**Vending Machine** 

**Junior** 

**Computer Engineering and Software Systems** 

# Introduction

**Vending Machine** is an automated machine that provides items like drink and juice. The logic of this machine is implemented behaviorally using VHDL code and ModelSim.

Vending Machine Features:

- Sells soft drink and juice.
- The price of the drink is **1.25LE**.
- The machine only accepts 1LE, 0.5LE and 0.25LE.
- The user first enters the money, then selects either a **soft drink** or **juice**.
- The machine returns the change if any.



#### Details

Input	(Encoding)
0.25 LE	000
0.5 LE	001
1.0 LE	010
Soft Drink	011
Juice	100

Output	(Encoding)
Nothing	00
Soft Drink	01
Juice	10

Change	(Encoding)
No Change	00
0.25 LE	01
0.5 LE	10
0.75 LE	11

#### **States**


S0	Idle
S1	Got 0.25 LE
S2	Got 0.5 LE
S3	Got 0.75 LE
S4	Got 1.0 LE
S5	Got 1.25 LE
S6	Got 1.5 LE
S7	Got 1.75 LE
S8	Got 2.0 LE

FSM Type: Mealy

**Transitions:** Input/OutputChange

Ex: Input: 000 == 0.25 LE 000/0000 Output: 00 == Nothing

Change: 00 == No Change



# Results and Snapshots

### Finite state machine




Fig (1): Finite state machine

# Test bench test strategy tables

Term	Meaning
input <= "000";	Current state: S0
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S1
input <= "000";	Current state: S1
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S2
input <= "000";	Current state: S2
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S3
input <= "000";	Current state: S3
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S4
input <= "000";	Current state: S4
ASSERT change = "00" and output = "00"	Input: 0.25 LE
	Output: Nothing
	Change: No Change
	Next state: S5

input <= "011"; Current state: S5 ASSERT change = "00" and output = "01" Input: Soft Drink Output: Soft Drink Change: No Change Next state: SO input <= "001"; Current state: SO ASSERT change = "00" and output = "00" Input: 0.5 LE **Output: Nothing** Change: No Change Next state: S2 input <= "010"; Current state: S2 ASSERT change = "00" and output = "00" Input: 1.0 LE **Output: Nothing** Change: No Change Next state: S6 input <= "100"; Current state: S6 ASSERT change = "01" and output = "10" Input: Juice Output: Juice Change: 0.25 LE Next state: SO

#### ModelSim Simulation




Fig (2): Simulation wave output

## Appendix (VHDL Source Codes)

#### vendingMachine.vhd file

```
entity vendingMachine is
     port (
           vdd: in bit;
           vss: in bit;
           clk: in bit;
           input: in bit vector(2 downto 0);
           rst: in bit;
           output: out bit vector(1 downto 0);
           change: out bit vector(1 downto 0)
     );
end vendingMachine;
architecture beh of vendingMachine is
     type state type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
     signal current s, next s: state type;
     begin
     process(clk, rst)
           begin
                 if (rising edge(clk) and rst = '1') then
                       current s <= s0;
                 elsif(rising edge(clk)) then
                       current s <= next s;
                 end if;
     end process;
     process (current s, input)
           begin
                 case current s is
                       when s0 =>
                             output <= "00";
                             change <= "00";
                             if(input = "000") then
                                   next s <= s1;
                             elsif(input = "001") then
                                   next s \le s2;
                             elsif(input = "010") then
                                   next s <= s4;
                             end if;
                       when s1 =>
                             output <= "00";
                             change <= "00";
                             if(input = "000") then
                                   next s \leq s2;
                             elsif(input = "001") then
                                   next s <= s3;
                              elsif(input = "010") then
                                   next s \leq s5;
                              end if;
                       when s2 \Rightarrow
                             output <= "00";
                             if(input = "000") then
                                   next s <= s3;
                                   change <= "00";
                              elsif(input = "001") then
                                   next_s <= s4;
                                   change <= "00";
                              elsif(input = "010") then
                                   next s <= s6;
```

```
change <= "01";
      end if;
when s3 =>
      output <= "00";
      if(input = "000") then
            next s \le s4;
            change <= "00";
      elsif(input = "001") then
            next s <= s5;
            change <= "00";
      elsif(input = "010") then
            next s \leq s7;
            change <= "10";
      end if;
when s4 \Rightarrow
      output <= "00";
      if(input = "000") then
            next s <= s5;
            change <= "00";
      elsif(input = "001") then
            next s <= s6;
            change <= "01";
      elsif(input = "010") then
            next s \leq s8;
            change <= "11";
      end if;
when s5 \Rightarrow
      change <= "00";
      if(input = "011") then
            next s \le s0;
            output <= "01";
      elsif(input = "100") then
            next s <= s0;
            output <= "10";
      end if;
when s6 \Rightarrow
      change <= "00";
      if (input = "011") then
            next s \le s0;
            output <= "01";
      elsif(input = "100") then
            next s <= s0;
            output <= "10";
      end if;
when s7 =>
      change <= "00";
      if (input = "011") then
            next s \le s0;
            output <= "01";
      elsif(input = "100") then
            next s <= s0;
            output <= "10";
      end if;
when s8 =>
      change <= "00";
      if(input = "011") then
            next s \le s0;
            output <= "01";
```

```
elsif(input = "100") then
                                  next s <= s0;
                                  output <= "10";
                             end if;
                 end case;
     end process;
end beh:
testBench.vhd file
-- Entity declaration for your testbench. Don't declare any ports here
ENTITY vendingMachine testbench IS
END ENTITY vendingMachine testbench;
ARCHITECTURE testbench OF vendingMachine testbench IS
-- Component Declaration for the Device Under Test (DUT)
COMPONENT vendingMachine IS
port (
           vdd: in bit;
           vss: in bit;
           clk: in bit;
           input: in bit_vector(2 downto 0);
           rst: in bit;
           output: out bit vector(1 downto 0);
           change: out bit vector(1 downto 0)
END COMPONENT vendingMachine;
FOR dut: vendingMachine USE ENTITY WORK.vendingMachine (beh);
-- Inputs
                : bit := '0';
SIGNAL clk
                : bit := '1';
SIGNAL rst
SIGNAL vdd
                : bit := '1';
SIGNAL vss
                : bit := '0';
               : bit vector(2 Downto 0) := "101";
SIGNAL input
-- Outputs
SIGNAL change
                : bit vector(1 Downto 0);
                : bit_vector(1 Downto 0);
SIGNAL output
-- Constants and Clock period definitions
constant clk period : time := 1000 ns;
BEGIN
     dut: vendingMachine PORT MAP (vdd, vss, clk, input, rst, output, change);
     clk process :process
  begin
       clk <= '0';
        wait for clk period/2;
       clk <= '1';
       wait for clk period/2;
   end process;
  stim proc: PROCESS IS
BEGIN
     WAIT FOR clk_period; --For the output to be stable
     ASSERT change = "00" and output = "00"
     REPORT "Reset error"
     SEVERITY error;
     rst <= '0';
     input <= "000";
     WAIT FOR clk period;
```

```
ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "000";
     WAIT FOR clk_period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "011";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "01"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "001";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "010";
     WAIT FOR clk period;
     ASSERT change = "00" and output = "00"
     REPORT "Outputs error"
     SEVERITY error;
     input <= "100";
     WAIT FOR clk period;
     ASSERT change = "01" and output = "10"
     REPORT "Outputs error"
     SEVERITY error;
end process;
```

end;