

Computer Systems Engineering

ENCS4370

COMPUTER ARCHITECTURE

Project 2 Multicycle Processor

Student's Name: Abbas Nassar | Partner's Name: Mohammad Ataya

Student's ID: 1210482 **Partner's ID:** 1211555

Partner's Name: Ghassan Qandeel

Partner's ID: 1212397

Date: 6/6/2024

Abstract

The goal of this project is to design a RISC Multi-Cycle processor using Verilog. The design process consists of building functional units, control units with truth tables and logic equations for all the signals needed to support 4 different instruction formats, and 21 different instructions. Then, the process requires to build full data-path, and state diagram. In addition to that, it requires building modules using Verilog to simulate the designed processor. At last, It's obligatory to create testbenches to verify the design.

Abbas Nassar: Worked on report and theoretical designs (units, datapath, etc..) and testbench.

Ghassan Qandeel: Worked on Code and testing it, also helped with RTL design of instructions and datapath.

Mohammad Ataya: Worked on code and helped with Truth tables and logic equation.

***** Table of Contents

*	Abstract	I
*	Table of Contents	II
*	List of Figures	IV
*	List of Tables	V
*	Theory	1
	First: Functional Units:	1
	PC Register:	1
	Instruction Memory:	1
	Register File:	2
	Data Memory:	2
	• Mux:	3
	Extender:	3
	Adder:	4
	ALU Unit:	4
	Second: Control Units:	5
	Pc Control Unit:	5
	Main Control Unit:	6
	ALU Control Unit:	7
	• Truth Tables:	8
	Logic Equations For PC Control Signal:	8
	Logic Equations For ALU Control Signal:	9
	Logic Equations For Main Control Signals:	10
	Third: Data-Path	11
	Fourth: State Diagram:	12
*	Procedure	13
	RTL Design of Instructions:	13

Г	estbench For Each Instruction:	14
	ADD:	14
	SUB:	14
	AND:	15
	ADDI:	15
	ANDI:	16
	LBu:	16
	LBs:	17
	SW:	17
	BGT & BGTZ:	18
	BLT & BLTZ:	18
	BEQ & BEQZ:	19
	BNE & BNEQ:	19
	JMP:	20
	CALL:	20
	RET:	21
	Sv:	21
С	Code Like Scenario:	22
	Conclusion	24
	D. C	25

***** List of Figures

Figure 1: PC Register Block Diagram
Figure 2: Instruction Memory Block Diagram. 1
Figure 3: Register File Block Diagram. 2
Figure 4: Data Memory Block Diagram. 2
Figure 5: Mux2to1 Block Diagram
Figure 6: Mux4to1 Block Diagram
Figure 7: Sign Extender Block Diagram
Figure 8: Adder Block Diagram. 4
Figure 9: ALU Unit Block Diagram4
Figure 10: PC Control Unit
Figure 11: Main Control Unit
Figure 12: ALU Control Unit
Figure 13: Multi-Cycle Datapath + Control.[1]
Figure 14: Multi-Cycle Datapath and Control. 11
Figure 15: Multi-Cycle State Diagram. 12
Figure 16: ADD Instruction Test. 14
Figure 17: SUB Instruction Test. 14
Figure 18: AND Instruction Test
Figure 19: ADDI Instruction Test. 15
Figure 20: ANDI Instruction Test. 16
Figure 21: LBu Instruction Test
Figure 22: LBs Instruction Test. 17
Figure 23: SW Instruction Test. 17
Figure 24: BGT Instruction Test. 18
Figure 25: BLT Instruction Test
Figure 26: BEQ Instruction Test. 19
Figure 27: BNE Instruction Test. 19
Figure 28: JMP Instruction Test
Figure 29: CALL Instruction Test
Figure 30: RET Instruction Test. 21
Figure 31: Sv Instruction Test
Figure 32: Code Like Scenario.
Figure 33: Resulted Waveform 1

Figure 34: Resulted waveform 2.	23
List of Tables	
Table 1: PC Values.	5
Table 2: Main Signals.	6
Table 3: ALU Operations	7
Table 4: PC Control Truth Table.	8
Table 5: ALU Control Truth Table.	9
Table 6: Main Control Truth Table	10
Table 7: RTL Design Instruction.	13

***** Theory

First: Functional Units:

• PC Register:

The PC register is a 16-Bit register that holds the address of the next instruction. It's synchronized on a clock.




Figure 1: PC Register Block Diagram.

• Instruction Memory:

The Instruction memory is a memory block with 2¹⁶ 16-Bit Registers, each register can hold the value of a different instruction. It takes 16-Bit address and clock signal as inputs. Outputs Instruction[address].




Figure 2: Instruction Memory Block Diagram.

• Register File:

The Register file is a registers block with eight 16-Bit General Purpose Registers, each register can hold an integer value. It takes three 3-Bit Addresses, 16-Bit write bus, 1- Bit write signal and clock signal as inputs. Outputs Two 16-Bit data busses, two flags: zero and sign.




Figure 3: Register File Block Diagram.

• Data Memory:

The Data memory file is a memory file with 2^{16} 16-Bit registers that holds integer value. It takes 16-Bit address, 16-Bit data bus, clock signal, memory read signal, memory write signal, as input. Outputs 16-Bit data bus.




Figure 4: Data Memory Block Diagram.

• Mux:

The Mux is used to select one input to output from multiple inputs.




Figure 5: Mux2to1 Block Diagram.




Figure 6: Mux4to1 Block Diagram.

• Extender:

The Extender is used to extend (signed or not signed) an input bus.




Figure 7: Sign Extender Block Diagram

• Adder:




Figure 8: Adder Block Diagram.

• ALU Unit:




Figure 9: ALU Unit Block Diagram

Second: Control Units:

• Pc Control Unit:

The PC control unit takes OpCode, mode bit, and a set of flags as inputs to generate **OpCode source**, The opcode source is used as a selection line for a mux that generates the input of PC register. OpCode is used to differentiate between jump instructions. OpCode and mode bit are used to differentiate between branch instructions. Sign and zero flags are used to check whether the condition of the branch is satisfied or not. More of the specifications will be discussed later on.

OpCode Source	PC Register
0	PC + 2.
1	Jump Address.
2	Branch Address.
3	Content Of R ₇ .

Table 1: PC Values.




Figure 10: PC Control Unit.

• Main Control Unit:

The main control unit takes OpCode and mode bit as inputs and generates the main signal for the data path.

Signal	Effect when '0'	Effect when '1'
RBDst	RB = Rs2	RB = Rd
RegWr	No register is written	Destination register (Rt or Rd) is written with the data on BUSW
ExtOp	16-bit immediate is zero-extended	16-bit immediate is sign-extended
ALUSrc	Second ALU operand is the value of register Rt that appears on BUSB	Second ALU operand is the value of the extended 16-bit immediate
MemRd	Data memory is NOT read	Data memory is read Data Out ← Memory[address]
MemWr	Data Memory is NOT written	Data memory is written Memory[address] ← Data In
WBData	BUSW = ALU result	BUSW= Data Out from Memory
ByteExt	Byte read from memory is not sign extended.	Byte read from memory is sign extended.
CallSgn	Register write address = Rd	Register write address = R7.
RETSgn	RA = Rs1 Or R0.	RA = R7 Or R0.
SvSgn	Data In Memory = BUSB.	Data In Memory = (Imm) _{SignExtend} .
BRSgn	Branch when $Rd = Rs$.	Branch when $Rd = R0$.
DataStrd	BUSW = Data.	BUSW = PC+2.

Table 2: Main Signals.




Figure 11: Main Control Unit

• ALU Control Unit:

The ALU control unit takes the OpCode as an input and generates ALUOp which determines the ALU operation to execute. In this project we have 3 unique operations expressed in the following table.

ALUOp	Operation To Execute
00	Bitwise AND.
01	Addition.
10	Subtraction.

Table 3: ALU Operations.




Figure 12: ALU Control Unit.

• Truth Tables:

- PC Control Truth Table:

Operation	Zero Flag	Sign Flag	PC Source
R-Type	X	X	0 = Increment PC
JMP	X	X	1 = Jump Target Address
BGT & BGTZ	0	0	2 = Branch Target Address
BGT & BGTZ	0	1	0 = Increment PC
BGT & BGTZ	1	X	0 = Increment PC
BLT & BLTZ	0	0	0 = Increment PC
BLT & BLTZ	0	1	2 = Branch Target Address
BLT & BLTZ	1	X	0 = Increment PC
BEQ & BEQZ	0	X	0 = Increment PC
BEQ & BEQZ	1	X	2 = Branch Target Address
BNE & BNEZ	0	X	2 = Branch Target Address
BNE & BNEZ	1	X	0 = Increment PC
CALL	X	X	1 = Jump Target Address
RET	X	X	$3 = $ Content Of R_7

Table 4: PC Control Truth Table.

Logic Equations For PC Control Signal:

- $\quad \textbf{PCSrc0} = (R-Type) + (BGT \cdot \sim ZF \cdot SF) + (BLT \cdot \sim ZF \cdot \sim SF) + (BLT \cdot ZF) + (BEQ \cdot ZF) + (BNE \cdot ZF)$
- **PCSrc1**=(JMP)+(CALL)
- $PCSrc2 = (BGT \cdot \sim ZF \cdot \sim SF) + (BLT \cdot \sim ZF \cdot SF) + (BEQ \cdot ZF) + (BNE \cdot \sim ZF)$
- **PCSrc3**=(RET)

- ALU Control Truth Table:

Operation	ALU OpCode	2-bit Coding
AND	AND	00 = Bitwise AND
ADD	ADD	01 = Addition
SUB	SUB	10 = Subtraction
ADDI	ADD	01 = Addition
ANDI	AND	00 = Bitwise AND
LW	ADD	01 = Addition
LBu	ADD	01 = Addition
LBs	ADD	01 = Addition
SW	ADD	01 = Addition
BGT	SUB	10 = Subtraction
BGTZ	SUB	10 = Subtraction
BLT	SUB	10 = Subtraction
BLTZ	SUB	10 = Subtraction
BEQ	SUB	10 = Subtraction
BEQZ	SUB	10 = Subtraction
BNE	SUB	10 = Subtraction
BNEZ	SUB	10 = Subtraction
JMP	X	X
CALL	X	X
RET	X	X
Sv	X	X

Table 5: ALU Control Truth Table.

Logic Equations For ALU Control Signal:

- **Bitwise AND** = AND + ANDI
- **Addition** = ADD + ADDI + LW + LBu + LBs + SW
- **Subtraction**=SUB+BGT+BGTZ+BLT+BLTZ+BEQ+BEQZ+BNE+BNEZ

- Main Control Truth Table:

OP	RBDst	Reg Wr	ExtOp	ALUSrc	Mem Rd	Mem Wr	WBData	Byte Ext	Call Sgn	RET Sgn	Sv Sgn	BRSgn	DataStrd
R-Type	0 = Rs2	1	X	0 = BUSB	0	0	0 = Result	X	0 = Rd	0 = Rs1	X	0 = Rs1	0 = Data
ADDI	X	1	1	$1 = Imm_{ext}$	0	0	0 = Result	X	0 = Rd	0 = Rs1	X	0 = Rs1	0 = Data
ANDI	X	1	0	$1 = Imm_{ext}$	0	0	0= Result	X	0 = Rd	0 = Rs1	X	0 = Rs1	0 = Data
LW	X	1	1	$1 = Imm_{ext}$	1	0	1 = Data Out	0	0 = Rd	0 = Rs1	X	0 = Rs1	0 = Data
LBu	X	1	1	$1 = Imm_{ext}$	1	0	1 = Data Out	0	0 = Rd	0 = Rs1	X	0 = Rs1	0 = Data
LBs	X	1	1	$1 = Imm_{ext}$	1	0	1 = Data Out	1	0 = Rd	0 = Rs1	X	0 = Rs1	0 = Data
SW	1= Rd	0	1	$1 = Imm_{ext}$	0	1	X	X	X	0 = Rs1	0 = BUSB	0 = Rs1	X
BGT	1= Rd	0	1	0 = BUSB	0	0	X	X	X	0 = Rs1	X	0 = Rs1	X
BGTZ	1= Rd	0	1	0 = BUSB	0	0	X	X	X	X	X	1 = R0	X
BLT	1= Rd	0	1	0 = BUSB	0	0	X	X	X	0 = Rs1	X	0 = Rs1	X
BLTZ	1= Rd	0	1	0 = BUSB	0	0	X	X	X	X	X	1 = R0	X
BEQ	1= Rd	0	1	0 = BUSB	0	0	X	X	X	0 = Rs1	X	0 = Rs1	X
BEQZ	1= Rd	0	1	0 = BUSB	0	0	X	X	X	X	X	1 = R0	X
BNE	1= Rd	0	1	0 = BUSB	0	0	X	X	X	0 = Rs1	X	0 = Rs1	X
BNEZ	1= Rd	0	1	0 = BUSB	0	0	X	X	X	X	X	1 = R0	X
JMP	X	0	1	X	0	0	X	X	X	X	X	X	X
CALL	X	1	1	X	0	0	X	X	1 = R7	X	X	X	1 = PC + 4
RET	X	0	1	X	0	0	X	X	X	1 = R7	X	0 = R7	X
Sv	X	0	1	X	0	1	X	X	X	0 = Rs1	$1 = Imm_{ext}$	0 = Rs1	X

Table 6: Main Control Truth Table.

Logic Equations For Main Control Signals:

- $\mathbf{RBDst} = \mathbf{R}_{\mathbf{T}}\mathbf{Type}$
- RegWr = ADDI + ANDI + LW + LBu + LBs + CALL
- $\mathbf{ExtOp} = 1$
- ALUSrc = ADDI + ANDI + LW + LBu + LBs + SW
- MemRd = LW + LBu + LBs
- MemWr = SW + Sv
- WBData = LW + LBu + LBs
- ByteExt = LBs
- CallSgn = CALL
- RETSgn = RET
- SvSgn = Sv
- BRSgn = BGTZ + BLTZ + BEQZ + BNEZ
- $\mathbf{DataStrd} = \mathbf{Sv}$

Third: Data-Path

Since the Multi-Cycle Datapath is very similar to the Multi-Cycle Datapath in slides, we took this design and made the necessary changes to it in order to match our design needs.




Figure 13: Multi-Cycle Datapath + Control.[1]




Figure 14: Multi-Cycle Datapath and Control.

Fourth: State Diagram:




Figure 15: Multi-Cycle State Diagram.

Procedure

Modules Code in a separate file will be attached with this report.

RTL Design of Instructions:

Instruction Type	RTL Description
R-Type	Fetch instruction: Instruction ← IMEM[PC] Fetch operands: data1 ← Reg [Rs1], data2 ← Reg [Rs2] Execute operation: ALU_result ← func(data1, data2) Write ALU result: Reg [Rd] ← ALU_result Next PC address: PC ← PC + 2
I-Type (ADDI & ANDI)	Fetch instruction: Instruction ← IMEM[PC] Fetch operands: data1 ← Reg [Rs1], data2 ← Extend(imm16) Execute operation: ALU_result ← func(data1, data2) Write ALU result: Reg [Rd] ← ALU_result Next PC address: PC ← PC + 2
I-Type (LW & LBU & LBS)	Fetch instruction: Instruction ← IMEM[PC] operands: data1 ← Reg [Rs1], data2 ← Extend(imm16) Execute operation: ALU_result ← func(data1, data2) Write ALU result: Reg [Rd] ← Mem (ALU_result) Next PC address: PC ← PC + 2
I-Type (SW)	Fetch instruction: Instruction ← IMEM[PC] Fetch operands: data1 ← Reg [Rs1], data2 ← Extend(imm16) Execute operation: ALU_result ← func (data1, data2) Write ALU result: Mem (ALU_result) ← Reg [Rd] Next PC address: PC ← PC + 2
I-Type (Branch)	Fetch instruction: Instruction ← IMEM[PC] Fetch operands: data1 ← Reg [Rs1], data2 ← Reg (Rs2) Branch target address = PC+2 + Extend (Imm5) Execute operation: ALU_result ← func(data1, data2) Next PC address: if (PCsrc == 2) PC ← Branch target address else PC ← PC + 2
J-Type	Fetch instruction: Instruction ← IMEM[PC] Target PC address: target ← {PC+2[15:10], Immediate10} Next PC address: PC ← target
S-Type	Fetch instruction: Instruction ← IMEM[PC] Fetch registers: data1 ← Rs1, data2←Simmd Write memory: Mem [data 1] = data2 Next PC address: PC ← PC + 2

Table 7: RTL Design Instruction.

Testbench For Each Instruction:

ADD:

```
always #5 clk = ~clk;// Clock generation
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
    1022
1023
    1024
1025
                  initial begin
                       Instruction_memory[0] =16'b 0000110100010001;//add r1, r2, r3
    1026
1027
±
    1028
1029
                 initial
⊞.
                       begin
    1030
H.
                            $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b", $time, PC, current_instruction, Opcode, Stage);
                       end
(H)
    1032
1033
    1034
1035
⊞.
    1036
            endmodule
                                                        000000000000000, Instruction: 0000110100010001, Opcode: 0001, Stage: 000
    KERNEL: Time:
 • # KERNEL: Time:
                                                5, PC: 000000000000001, Instruction: xxxxxxxxxxxxxxx, Opcode: xxxx, Stage: 001
               Reg_file_out[0] =
* # KERNEL: Reg_file_out[1] =
*# KERNEL: Reg_file_out[2] =
*# KERNEL: Reg_file_out[3] =
*# KERNEL: Reg_file_out[4] =
                                             3
• # KERNEL: Reg_file_out[5] =
```

Figure 16: ADD Instruction Test.

- Reg_file_out[1] = Reg_file_out[2] + Reg_file_out[3].

SUB:

```
{\it // Abbas Nassar-Mohammad Ataya-Ghassan Qandeel} \\ {\it initial begin}
    1025
    1026
1027
                        Instruction_memory[0] =16'b0001100100110010;// sub r3, r2, r6
Ð
    1028
1029
                  end
Ð
    1030
∄,
                        begin
                              $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b", $time, PC, current_instruction, Opcode, Stage);
Ð.
                        end
    4

∠ Console

                                                   0, PC: 000000000000000, Instruction: 0001100100110010, Opcode: 0010, Stage: 000 5, PC: 000000000000001, Instruction: xxxxxxxxxxxxxxx, Opcode: xxxx, Stage: 001
∘⊭ KERNEL: Time:
    KERNEL:
               Time:
    KERNEL: Reg_file_out[0] =
KERNEL: Reg_file_out[1] =
KERNEL: Reg_file_out[2] =
                                               -4
    KERNEL: Reg_file_out[3]
KERNEL: Reg_file_out[4]
    KERNEL: Reg_file_out[5]
KERNEL: Reg_file_out[6]
   KERNEL: Reg_file_out[7] = 7
RUNTIME: Info: RUNTIME_0068 Arch.v (1020): $finish called.
    KERNEL: Time: 7 ps, Iteration: 0, Instance: /TB_Multi_Cycle_Proccesser, Process: @INITIAL#1015_1@.

    Console
```

Figure 17: SUB Instruction Test.

- Reg_file_out[3] = Reg_file_out[2] + Reg_file_out[6].

AND:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel initial begin
   1027
1028
                 Instruction_memory[0] =16'b0001011000110000;// and r3, r4, r5
\pm
   1029
Ξ.
                initial
∄,
                     begin
   1031
                          $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b", $time, PC, current_instruction, Opcode, Stage);
Ξ.
• # KFRNFI: Time:
                                            0, PC: 000000000000000, Instruction: 0001011000110000, Opcode: 0000, Stage: 000
• # KERNEL:
                                             5, PC: 0000000000000001, Instruction: xxxxxxxxxxxxxx, Opcode: xxxx, Stage: 001
             Time:
                                 = 000000000000000000
* # KERNEL: Reg_file_out[0]
* # KERNEL: Reg_file_out[1]
* # KERNEL: Reg_file_out[2]
                                    0000000000000001
                                   00000000000000010
   KERNEL: Reg_file_out[3]
                                   00000000000000100
* # KERNEL: Reg_file_out[4]
* # KERNEL: Reg_file_out[5]
                                 = 0000000000000100
= 0000000000000101

    # KERNEL: Reg_file_out[6] = 0000000000000110
    # KERNEL: Reg_file_out[7] = 0000000000000111

• # RUNTIME: Info: RUNTIME_0068 Arch.v (1020): $finish called.
```

Figure 18: AND Instruction Test.

- Reg_file_out[3] = Reg_file_out[4] & Reg_file_out[5].

ADDI:

```
Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
    1029
1030
                           Instruction_memory[0] =16'b0010000100100011;// addi r1, r1, 4
Ð
     1031
Ð.
Ð.
     1033
                    initial
                          begin
Ð,
                                $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b", $time, PC, current_instruction, Opcode, Stage);
                          end
     KERNEL:
                                                      0, PC: 000000000000000, Instruction: 00100010010011, Opcode: 0011, Stage: 000 5, PC: 00000000000001, Instruction: xxxxxxxxxxxxxxx, Opcode: xxxx, Stage: 000
# KERNEL: Time:
                Reg_file_out[0]
                                            0000000000000000
    KERNEL: Reg_file_out[1]
KERNEL: Reg_file_out[2]
                                        = 00000000000000101
                                            KERNEL: Reg_file_out[3]
KERNEL: Reg_file_out[4]
                                            00000000000000011
                                            0000000000000100
     KERNEL:
                Reg_file_out[5]
                                            00000000000000101
* # KERNEL: Reg_file_out[5] = 0000000000000101
* # KERNEL: Reg_file_out[6] = 0000000000000110
* # KERNEL: Reg_file_out[7] = 00000000000000111
* # RUNTIME: Info: RUNTIME_0068 Arch.v (1020): $finish called.
* # KERNEL: Time: 7 ps, Iteration: 0, Instance: /TB_Multi_Cycle_Proccesser, Process: @INITIAL#1015_1@.
```

Figure 19: ADDI Instruction Test.

- $Reg_file_out[1] = Reg_file_out[2] + 4$.

ANDI:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel initial begin
   1028
   1029
               Instruction_memory[0] =16'b1111101000100100;// andi r1, r2, 31
   1031
              initial
ĦΪ
   1033
                  begin
                       $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b", $time, PC, current instruction, Opcode, Stage);
Ð
Ð.
   1037
Ð.
Ð.
         endmodule
Console
∘|run
∘# KERNEL: Time:
                                       0, PC: 000000000000000, Instruction: 1111101000100100, Opcode: 0100, Stage: 001
• # KERNEL:
• # KERNEL:
           Time
                                          PC: 000000000000000, Instruction: 1111101000100100, Opcode: 0100, Stage: 011
   * # KERNEL: Reg_file_out[6] = 00000000000000110

* # KERNEL: Reg_file_out[7] = 0000000000000111

* # RUNTIME: Info: RUNTIME_0068 Arch.v (1020): $finish called.
Console
```

Figure 20: ANDI Instruction Test.

- $Reg_file_out[1] = Reg_file_out[2] & 16'b000000000001111.$

LBu:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
                                    1086
                                                         Instruction_memory[0] =16'b00000101000100110;// lbu r1, r2, 1
                                   1087
 (x) clk
                                                  initial

<u>★</u>(x) Instruction_mem... (xxxx,xx)
                                                        begin
                                                              $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, ByteExt: %b", $time, PC,
                                                        end
 📭 Files 🗎 🚼 Stru... 📭 Res..
Console
• # KERNEL: Time:
• # KERNEL: Time:
                                                     0, PC: 000000000000000, Instruction: 000010100010010, Opcode: 0110, Stage: 010, ByteExt: 0
                Time:
                                                     5, PC: 000000000000000, Instruction: 000010100010010, Opcode: 0110, Stage: 011, ByteExt: 0
* # KERNEL: Reg_file_out[0] = 0

* # KERNEL: Reg_file_out[1] = x

* # KERNEL: Reg_file_out[2] = 2

* # KERNEL: Reg_file_out[3] = 3

* # KERNEL: Reg_file_out[4] = 4
* # KERNEL: Reg_file_out[5] = 5
* # KERNEL: Reg_file_out[6] = 6
* # KERNEL: Reg_file_out[7] = 7
    KERNEL: Mem_memory_out[0] = 0
KERNEL: Mem_memory_out[1] = 1
 # KERNEL: Mem_memory_out[2] = 2
     KERNEL: Mem_memory_out[3]
** MERNEL: Mem_memory_out[4] = 4

* # KERNEL: Mem_memory_out[5] = 5

* # KERNEL: Mem_memory_out[5]
     KERNEL: Mem_memory_out[6]

« # KERNEL: Mem_memory_out[7] = 7

> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 21: LBu Instruction Test.

- Reg_file_out[r1] = Unsigned Ext(byte(Mem_memory_out[Reg(r2) + 1]))

LBs:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
                            1086
                                             Instruction_memory[0] =16'b0000101000110110;// lbs r1, r2, 1
                            1088
                            1089
 (x) dk
                                        initial

★(x) Instruction_mem... (xxxx,x)

                                            begin
                                                 $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, ByteExt: %b", $time,
                                            end
🜓 Files 🗎 🚼 Stru... 📭 Res..
 # KERNEL: Time:
                                          0, PC: 000000000000000, Instruction: 0000101000110110, Opcode: 0110, Stage: 010, ByteExt: 1
• # KERNEL: Time
                                          5, PC: 000000000000000, Instruction: 0000101000110110, Opcode: 0110, Stage: 011, ByteExt: 1
* # KERNEL: Reg_file_out[0] = 0
* # KERNEL: Reg_file_out[1] = x
• # KERNEL: Reg_file_out[2]
• # KERNEL: Reg_file_out[3] = 3
* # KERNEL: Reg_file_out[4] = 4
* # KERNEL: Reg_file_out[5] = 5
* # KERNEL: Reg_file_out[6] = 6
• # KERNEL: Reg_file_out[7] = 7
    KERNEL: Mem_memory_out[0] =

« # KERNEL: Mem_memory_out[1] = 1

    # KERNEL: Mem_memory_out[2]

    KERNEL: Mem_memory_out[3]
• # KERNEL: Mem_memory_out[4]

« # KERNEL: Mem_memory_out[5]

   KERNEL: Mem_memory_out[6]
• # KERNEL: Mem_memory_out[7]
> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 22: LBs Instruction Test.

- Reg_file_out[r1] = Signed Ext(byte(Mem_memory_out[Reg(r2) + 1]))

SW:




Figure 23: SW Instruction Test.

- Mem_memory_out[Reg(r2) + 1] = Reg(r1).

BGT & BGTZ:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
                               1086
                                                 Instruction_memory[0] =16'b0001101001101000;// BGT r3, r2, 3
Name
                     Value
 (x) dk

<u>⊕</u>(x) Instruction_mem...

                    (xxxx,xc
                                           initial
⊞(x) Data_memory
                                                begin
                    (000F.(
                                                     $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, PCsrc: %b", $time, PC,
⊞(x) Reg_File
                    (0007,0
                                                end
⊞J Reg_file_out
                    (0007,0
                              1096
8
∄ЛГРС
                                      endmodule
Files \ 🚼 Stru... 🖟 Res..
Console

    # Simulation has been initialized

• # KERNEL: Time:
                                              0, PC: 0000000000000000, Instruction: 0001101001101000, Opcode: 1000, Stage: 010, PCsrc: 10 5, PC: 000000000000000, Instruction: 0001101001101000, Opcode: 1000, Stage: 011, PCsrc: 10
• # KERNEL: Time:
• # KERNEL: Reg_file_out[0] = 0
* # KERNEL: Reg_file_out[1] = 1
* # KERNEL: Reg_file_out[2] = 2
• # KERNEL: Reg_file_out[3] = 3
* # KERNEL: Reg_file_out[4] = 4
* # KERNEL: Reg_file_out[5] = 5
• # KERNEL: Reg_file_out[6] = 6
> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 24: BGT Instruction Test.

- If (r3-r2>0) PCSrc = 2 => nextPC = PC+2 + SignedExt(Imm5)
- Else $PCSrc = 0 \Rightarrow nextPC = PC+2$
- Error in updating the value of PC

BLT & BLTZ:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
∃(x) Reg_File
                                            initial begin
Ju Data_Memory_out (000F,(
                                                  Instruction memory[0] =16'b0001101001101001;// BLT r3, r2, 3
Reg_file_out
                    (0007,0
                              1089
∃ Opcode
                                            initial
∃ЛГ РС
                    0000
                              1092
                                                 begin
        nt instruction 1A60
                                                      $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, PCsrc: %b", $time, PC,
🜓 Files 🗎 🚼 Stru... /ি Res.
<u>≥</u> Console
run
                                              0, PC: 0000000000000000, Instruction: 0001101001101001, Opcode: 1001, Stage: 010, PCsrc: 10 5, PC: 000000000000000, Instruction: 0001101001101001, Opcode: 1001, Stage: 011, PCsrc: 10
# KERNEL: Time:
# KERNEL: Time:
, # KERNEL: Reg_file_out[0] = 0
/# KERNEL: Reg_file_out[1] = 1
/# KERNEL: Reg_file_out[2] = 2
, # KERNEL: Reg_file_out[3] = 3
/# KERNEL: Reg_file_out[4] = 4
/# KERNEL: Reg_file_out[5] = 5
, # KERNEL: Reg_file_out[6] = 6
, # KERNEL: Reg_file_out[7] = 7
→ alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 25: BLT Instruction Test.

- If (r3-r2<0) PCSrc = 2 => nextPC = PC+2 + SignedExt(Imm5)
- Else PCSrc = $0 \Rightarrow \text{nextPC} = \text{PC}+2$
- Error in PCSrc signal generation

BEQ & BEQZ:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
(x) Reg_File
                    (0007.0
                                          initial begin
∃JJ Data_Memory_out (000F,(
                                                Instruction_memory[0] =16'b0001101001101010;// BEQ r3, r2, 3
Reg_file_out
                   (0007,0
initial
III PC
                    0000
                                               begin
                                                    $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, PCsrc: %b", $time, PC,
                                                end
Files Stru... Res.
Console
 run
, # KERNEL: Time:
                                             0, PC: 0000000000000000, Instruction: 0001101001101010, Opcode: 1010, Stage: 010, PCsrc: 10
# KFRNFL: Time:
                                             5, PC: 000000000000000, Instruction: 0001101001101010, Opcode: 1010, Stage: 011, PCsrc: 10
   KERNEL: Reg_file_out[0] =

> # KERNEL: Reg_file_out[1] = 1
> # KERNEL: Reg_file_out[2] = 2
> # KERNEL: Reg_file_out[3] = 3

*# KERNEL: Reg_file_out[4] = 4

*# KERNEL: Reg_file_out[5] = 5

*# KERNEL: Reg_file_out[6] = 6

*# KERNEL: Reg_file_out[7] = 7
alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 26: BEQ Instruction Test.

- If (r3==r2) PCSrc = 2 => nextPC = PC+2 + SignedExt(Imm5)
- Else $PCSrc = 0 \Rightarrow nextPC = PC+2$
- Error in PCSrc signal generation

BNE & BNEQ:

```
∃JJ Data_Memory_out (000F,(
                                 // Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
(0007,0
                                 initial begin
                                     Instruction_memory[0] =16'b0001101001101011;// BNE r3, r2, 3
∃JU Opcode
               R
🖺 Files 🕽 🚼 Stru... (🕞 Res...
Console
   Simulation has been initialized
° run
• # KERNEL: Time:
                                   0, PC: 0000000000000000, Instruction: 0001101001101011, Opcode: 1011, Stage: 010, PCsrc: 10
• # KERNEL: Time:
                                   5, PC: 000000000000000, Instruction: 0001101001101011, Opcode: 1011, Stage: 011, PCsrc: 10
\circ # KERNEL: Reg_file_out[7] = 7
> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 27: BNE Instruction Test.

- If (r3!=r2) PCSrc = 2 => nextPC = PC+2 + SignedExt(Imm5)
- Else $PCSrc = 0 \Rightarrow nextPC = PC+2$
- Error in PCSrc signal generation
- Error in updating the value of PC

JMP:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
⊞(X) Instruction_mem...
                       (xxxx,xc
                                                          Instruction_memory[0] =16'b0000000010101100;// JMP 10
\boxplus(x) Data_memory
                       (000F,0

⊕(x) Reg_File

                       (0007.0
⊞ J Data_Memory_out (000F,€
                                                   initial
(0007,0
                                                        begin
                                    1096
                                                              $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, PCsrc: %b", $time, PC,
⊞J Upcode
                                                        end
📭 Files 🗎 🔭 Stru... 🕼 Res...

<u>►</u> Console

• run
 # KERNEL: Time:
# KERNEL: Time:
                                                      0, PC: 000000000000000, Instruction: 000000010101100, Opcode: 1100, Stage: 001, PCsrc: 01
                                                      5, PC: 000000000000000, Instruction: 0000000010101100, Opcode: 1100, Stage: 010, PCsrc: 01
  # KERNEL: Reg_file_out[0] = 0
* # KERNEL: Reg_file_out[0] = 0
* # KERNEL: Reg_file_out[1] = 1
* # KERNEL: Reg_file_out[2] = 2
* # KERNEL: Reg_file_out[3] = 3
* # KERNEL: Reg_file_out[4] = 4
* # KERNEL: Reg_file_out[6] = 6
* # KERNEL: Reg_file_out[7] = 7
* # KERNEL: Reg_file_out[7] = 7
* # KERNEL: MERMENTER MEMORY OUT[6]
• # KERNEL: Mem_memory_out[0] = 0
> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 28: JMP Instruction Test.

- PCSrc = 1 => Next PC = {PC[15:10], Immediate}
- Error in updating the value of PC

CALL:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
⊕(x) Data_memory
                                          initial begin
                                                Instruction_memory[0] =16'b0000000010101101;// CALL 10
⊞(x) Reg File
                    (0007,0
⊕ Ju Data_Memory_out (000F,(
(0007,0
                              1095
                                          initial
                              1096
                                               begin
D
                                                    $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, PCsrc: %b", $time, PC,
🕝 Files 🗎 Stru... (🕞 Res...

    # Simulation has been initialized

o run
• # KERNEL: Time:
                                            0, PC: 0000000000000000, Instruction: 0000000010101101, Opcode: 1101, Stage: 001, PCsrc: 01
• # KERNEL: Time:
                                            5, PC: 00000000000000, Instruction: 0000000010101101, Opcode: 1101, Stage: 010, PCsrc: 01
* # KERNEL: Reg_file_out[0] = 0
* # KERNEL: Reg_file_out[1] = 1
* # KERNEL: Reg_file_out[2] = 2
** KERNEL: Reg_file_out[2] = 2

** KERNEL: Reg_file_out[3] = 3

** KERNEL: Reg_file_out[5] = 5

** KERNEL: Reg_file_out[6] = 6
• # KERNEL: Reg_file_out[7] = 7
> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
E- Console
```

Figure 29: CALL Instruction Test.

- PCSrc = 1 => Next PC = {PC[15:10], Immediate}
- $Reg_file_out[7] = PC + 2$
- Error in updating the value of PC

RET:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
                              1091
±(x) Data_memory
                    (000F.(
                                           initial begin
±(x) Reg_File
                    (0007,0
                                                 Instruction_memory[0] =16'b0000000000001110;// RET
∃JJ Data_Memory_out (000F,(
1095
                              1096
                                           initial
F
                                                begin
                                                     $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b, PCsrc: %b", $time,
🤁 Files 🗎 🚼 Stru... 📭 Res..
Console
• run
• # KERNEL: Time:
                                              0, PC: 0000000000000000, Instruction: 000000000001110, Opcode: 1110, Stage: 001, PCsrc: 11
• # KERNEL: Time:
                                              5, PC: 000000000000000, Instruction: 000000000001110, Opcode: 1110, Stage: 010, PCsrc: 11
• # KERNEL: Reg_file_out[0] = 0

    # KERNEL: Reg_file_out[1] = 1
    # KERNEL: Reg_file_out[2] = 2
    # KERNEL: Reg_file_out[3] = 3

* KERNEL: Reg_file_out[4] = 4

* KERNEL: Reg_file_out[5] = 5

* KERNEL: Reg_file_out[6] = 6

* KERNEL: Reg_file_out[7] = 7

° # KERNEL: Mem_memory_out[0] = 0
> alog -02 -sve -msg 5 -sv2k17 -work code $dsn/src/Arch.v
```

Figure 30: RET Instruction Test.

- $PCSrc = 3 \Rightarrow Next PC = Reg[r7]$
- Error in updating the value of PC

Sv:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
                                                                                                  Instruction_memory[0] =16'b00000011110111111;// SV r3, 15
             1036
              1038
                                                                   initial
            1039
1040
                                                                                        begin
                                                                                                              $monitor("Time: %d, PC: %b, Instruction: %b, Opcode: %b, Stage: %b", $time, PC, current_instruction, Opcode, Stage);
                                                                                          end
            1042
                   Console
   run
# KERNEL: Time:
                                                                                                                                                                                              0, PC: 000000000000000, Instruction: 0000011110111111, Opcode: 1111, Stage: 001
  # KERNEL: lime:
# KERNEL: Time:
# KERNEL: Mem_memory_out[0] = 0
# KERNEL: Mem_memory_out[1] = 1
# KERNEL: Mem_memory_out[2] = 2
# KERNEL: Mem_memory_out[3] = 15
# KERNEL: Mem_memory_out[4] = 4
# KERNEL: Mem_memory_out[5] = 5
# KERNEL: Mem_memory_out[6] = 5
                                                                                                                                                                                              5, PC: 000000000000000, Instruction: 0000011110111111, Opcode: 1111, Stage: 000
            KERNEL: Mem_memory_out[6] = 6
KERNEL: Mem_memory_out[7] = 7
RUNTIME: Info: RUNTIME_0068 Arch.v (1023): $finish called.

    Console
    Console
```

Figure 31: Sv Instruction Test.

- $Mem_memory_out[3] = 15$.

Code Like Scenario:

• We wrote a scenario of code:

```
// Abbas Nassar-Mohammad Ataya-Ghassan Qandeel
initial begin
    Instruction_memory[0] =16'b0000110100010001;//add r1, r2, r3
    Instruction_memory[1] =16'b0001011000110000;// and r3, r4, r5
    Instruction_memory[2] =16'b000010100010010;// lw r1, r2, 1
    Instruction_memory[3] =16'b00000010101000;// BGT r3, r2, 0
    Instruction_memory[4] =16'b0000011110111111;// SV r3, 15
    Instruction_memory[5] =16'b1111101000100100;// andi r1, r2, 31
    Instruction_memory[6] =16'b0001100100110010;// sub r3, r2, r6
    Instruction_memory[7] =16'b000010100100110;// CALL 2
    Instruction_memory[8] =16'b0000101000100110;// lbu r1, r2, 1
    Instruction_memory[9] =16'b0000101000100111;// RET
    Instruction_memory[10] =16'b0000101000100111;// sw r1, r2, 1
end
```

Figure 32: Code Like Scenario.

- Result:




Figure 33: Resulted Waveform 1.




Figure 34: Resulted waveform 2.

Conclusion

In conclusion, this project successfully achieves the design and implementation of a RISC Multi-Cycle processor using Verilog. By building functional units and control units, the project supports 4 distinct instruction formats and 21 different instructions. The development of a full datapath and state diagram, along with the creation of Verilog modules, ensures the processor's functionality. The final verification through the constructed testbenches validates the design, confirming the efficacy and accuracy of the processor.

*	References	
	[1]: 5-CPU Organization – Single Cycle Processor Design.pdf	
	Author: Dr. Aziz Qaroush.	
		1
		1
		1
		1
		25 P a g e