



Rapport du Projet VHDL -Réalisation d'une Serrure Électronique-

• But de la manipulation:

Le but de ce projet est de concevoir une serrure électronique à code à 4 chiffres, connectée à un clavier 16 touches via un bus 16 bits BusExt. Le système doit être capable de reconnaître le code utilisateur entré par l'utilisateur et de déclencher l'ouverture de la serrure si le code est correct. Le projet implique la conception de chaque bloc constituant la serrure en VHDL et la validation de leur fonctionnement via des simulations.

• Réalisation:





Figure 2 : Architecture globale du système

1)Codeur:

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
 2
 3
 4 entity Coder is
   Port (BusExt: in std logic vector(15 downto 0);
 5
 6
       BusInt: out std_logic_vector(3 downto 0)
7
8
    );
9 Aend Coder;
10
11 parchitecture Behavioral of Coder is
12
13 begin
14 🖯 process (BusExt)
15
    begin
16
17 Ė
      case BusExt is
18
        when "0000000000000000" => BusInt <= "ZZZZ";
19
        when "0010000000000000" => BusInt <= "0000";
20
        when "00000000000000001" => BusInt <= "0001";
21
         22
        when "0000000000000000000" => BusInt <= "0011";
23
        when "00000000000010000" => BusInt <= "0100";
24
         when "0000000000100000" => BusInt <= "0110";
        when "0000000001000000" => BusInt <= "0111";
25
26
        when "00000001000000000" => BusInt <= "1000";
27
         when "0000001000000000" => BusInt <= "1001";
28
         when "0000010000000000" => BusInt <= "1010";
29
         when "00000000000000000" => BusInt <= "1011";
30
        when "00000000100000000" => BusInt <= "1100";
31
        when "0000100000000000" => BusInt <= "1101";
32
         when "1000000000000000" => BusInt <= "1110";
33
         when "0100000000000000" => BusInt <= "1111";
         when others => BusInt <= "UUUU";
34
35 🖨
       end case;
36 🖨
     end process;
37
38
39
40 △end Behavioral;
41
```

```
library IEEE;
 2
        use IEEE.STD LOGIC 1164.ALL;
 3
 4
        entity coder tb is
 5
        -- Port ();
 6
        end coder tb;
 7
 8
        architecture Behavioral of coder tb is
 9
10
            component Coder is
11
                Port (
12
                   BusExt: in std_logic_vector(15 downto 0);
13
                    BusInt: out std logic vector(3 downto 0)
14
                );
15
            end component;
16
17
             signal BusExt : std_logic_vector(15 downto 0);
18
            signal BusInt : std_logic_vector(3 downto 0);
19
20
        begin
21
        S: Coder port map (BusExt => BusExt, BusInt => BusInt);
22
        process
23
        begin
24
            BusExt <= "00000000000000000";
25
            wait for 10 ns;
            BusExt <= "0010000000000000";
26
    0
     0
27
            wait for 10 ns:
            BusExt <= "0000000000000001";
28
     0
29
     0
            wait for 10 ns;
    0
30
           BusExt <= "00000000000000010";
31
    0
            wait for 10 ns;
32
     0
            BusExt <= "0000000000000100";
     0
33
            wait for 10 ns;
34
     0
            BusExt <= "000000000010000";
     0
35
            wait for 10 ns;
     0
36
37
         end process;
38
39
        end Behavioral;
```



2)Détection:

```
library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
 5 entity detection is
 6
    Port (
 7
          BusExt: in std logic vector(15 downto 0);
          DetectCar: out std logic
 8
 9
    );
10 \(\hat{\text{dend detection;}}\)
11
12 architecture Behavioral of detection is
13
14 begin
15 ⊕process (BusExt)
16
      begin
17 🖯
        if BusExt /= "000000000000000" then
18
          DetectCar <= '1';
19
        else
20
          DetectCar <= '0';
21 🚊
        end if;
22 end process;
24 end Behavioral;
25
```

3)Bascule D active sur le front montant:

-Description VHDL:

```
library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
 5 entity Bascule_D is
 6 Port ( D : in std_logic;
 7
             clk : in std logic;
             rst : in std_logic;
8
9
             Q : out std logic);
10 \(\hat{\rightarrow}\) end Bascule_D;
11
12 🖯 architecture Behavioral of Bascule_D is
13
14 begin
15 ⊕process (clk, rst)
       begin
17 🖯
          if rst = '1' then
18
               q <= '0';
           elsif rising edge(clk) then
19
20
               q <= d;
21 🚊
      end if;
22 \(\hat{\rho}\) end process;
23
24 end Behavioral;
```

4) Registre à chargement parallèle:

Le registre actif sur front stocke des données sur le front montant (rising edge) d'un signal d'horloge. Il peut être construit à l'aide de 4 bascules D, où chaque bascule stocke un bit de données d'entrée.


-Table de vérité:

D(3)	D(2)	D(1)	D(0)	CLK	S(3)	S(2)	S(1)	S(0)
Х	х	x	Х	0	S(3)	S(2)	S(1)	S(0)
D(3)	D(2)	D(1)	D(0)	1	D(3)	D(2)	D(1)	D(0)

```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3
4 entity Paral Register is
5 Port ( D: in std_logic_vector(3 downto 0);
6
             CLK : in std logic;
7
              Q : out std_logic_vector(3 downto 0)
      );
9 end Paral_Register;
10
11 parchitecture Behavioral of Paral_Register is
12 component Bascule_D is
13 Port ( D : in std_logic;
14
            clk : in std logic;
15
            rst : in std logic;
16
            Q : out std_logic);
17 Aend component;
18 signal Q0, Q1, Q2, Q3,C : std logic;
19
20 begin
21 B0: Bascule_D port map (D(0),CLK,'0',Q0);
22 B1: Bascule_D port map (D(1), CLK, '0', Q1);
23 B2: Bascule_D port map (D(2),CLK,'0',Q2);
24 B3: Bascule_D port map (D(3),CLK,'0',Q3);
25 C<=not (CLK);</pre>
26 Q <= Q3 & Q2 & Q1 & Q0;
27
28 end Behavioral;
29
```

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
3
   entity reg_tb is
4
   -- Port ();
   end reg_tb;
5
 6
7
   architecture Behavioral of reg_tb is
8 component Paral_Register is
9
            port (
10
               D: in std logic vector(3 downto 0);
11
               CLK : in std logic;
12
               Q : out std_logic_vector(3 downto 0)
13
            );
14
        end component;
15 signal reg1, reg2, reg3, reg4: std_logic_vector(3 downto 0);
16 signal I1, I2, I3, I4: std logic vector(3 downto 0);
   signal DetectCar : std_logic:='0';
17
18 signal reg: std logic vector(15 downto 0);
19 begin
20 rl: Paral_Register port map (D => Il, CLK => DetectCar, Q => regl);
21 r2: Paral_Register port map (D => I2, CLK => DetectCar, Q => reg2);
22 r3: Paral Register port map (D => I3, CLK => DetectCar, Q => reg3);
23 r4: Paral_Register port map (D => I4, CLK => DetectCar, Q => reg4);
    process (DetectCar)
25 begin
26 if DetectCar = '1' and DetectCar'event then
27
                I4<= reg3;
28
                I3<= reg2;
29
                I2<= regl;
30
```


```
31 end if;
32
33
       end process;
34
35
       reg <= reg4 & reg3 & reg2 & reg1;
36
    process
37
    begin
    DetectCar<= not(DetectCar);
39
    I1 <= "0001";
40
    wait for 10ns;
41
   DetectCar<= not(DetectCar);
42
   I1 <= "0000";
43
    wait for 100ns;
44
   DetectCar<= not(DetectCar);
   I1 <= "0010";
45
   wait for 10ns;
46
47
    DetectCar<= not(DetectCar);</pre>
48
    I1 <= "0000";
49
   wait for 100ns;
50 DetectCar<= not(DetectCar);</pre>
52 wait for 10ns;
53 DetectCar<= not(DetectCar);</pre>
54 I1 <= "0000";
55
    wait for 100ns;
56 DetectCar<= not(DetectCar);</pre>
    I1 <= "0100";
57
58
    wait for 10ns;
59
    end process;
60
61 end Behavioral;
```



5)Stockage du code:


 le signal clk des registres doit être relié au signal DetectCar, pour que les registres effectuent une lecture parallèle synchronisée avec le signal DetectCar.

-Schéma du mémoire:



```
1
    library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
   entity Memory is
 5
    Port ( DetectCar : in std logic;
 6
            BusInt : in std logic vector(3 downto 0);
 7
            BusCode : out std logic vector(15 downto 0)
 8
         );
 9 \(\hat{\text{e}}\) end Memory;
10
11 parchitecture Behavioral of Memory is
12 🖯 component Paral_Register is
13
            port (
14
                D: in std logic vector(3 downto 0);
15
                CLK : in std logic;
16
                Q : out std_logic_vector(3 downto 0)
17
            );
18 🛆
        end component;
    signal regl, reg2, reg3, reg4: std logic vector(3 downto 0);
19
    signal I1, I2, I3, I4: std_logic_vector(3 downto 0);
    signal B: std logic vector(15 downto 0);
21
22
    begin
23
                rl: Paral_Register port map (D => BusInt, CLK => DetectCar, Q => regl);
24
                r2: Paral Register port map (D => reg1, CLK => DetectCar, Q => reg2);
25
                r3: Paral Register port map (D => reg2, CLK => DetectCar, Q => reg3);
26
                r4: Paral Register port map (D => reg3, CLK => DetectCar, Q => reg4);
27
28
    BusCode <= reg4 & reg3 & reg2 & reg1;
29 end Behavioral;
```

```
1
        library IEEE;
2
        use IEEE.STD LOGIC 1164.ALL;
3
        entity mem_tb is
        -- Port ();
4
5
        end mem_tb;
        architecture Behavioral of mem_tb is
6
7
          component Memory is
8
            Port (
9
                    DetectCar : in std logic;
10
                    BusInt : in std logic vector(3 downto 0);
11
                    BusCode : out std logic vector(15 downto 0)
12
            );
13
        end component;
14
        signal DetectCar : std logic:='l';
        signal BusCode : std_logic_vector(15 downto 0);
15
16
        signal BusInt : std_logic_vector(3 downto 0);
17
        begin
        mem: Memory port map (DetectCar => DetectCar, BusInt => BusInt, BusCode => BusCode);
18
19
        process
20
        begin
21
        DetectCar<= not(DetectCar);
22
        BusInt <= "0101";
23
        wait for 100ns;
24
        DetectCar<= not(DetectCar);
25
        BusInt <= "0101";
26
    wait for 100ns;
27
    DetectCar<= not(DetectCar);</p>
28
    O BusInt <= "0010";
29
    wait for 100ns;
  DetectCar<= not(DetectCar);</pre>
```



6)Comparateur 4 bits:


-Le signal de sortie du comparateur dépend uniquement des signaux d'entrée actuels, Après la dernière bouton le signal BusExt revient à "00000000000000000" et la sortie du comparateur reste à '1' si on veut de le remettre à '0' il suffit d'appuyer sur n'importe quelle bouton du clavier.

```
1 library IEEE;
    2 use IEEE.STD LOGIC 1164.ALL;
    4 entity Four_bit_comp is
    5 Port ( Datautil, Dataamd : in std logic vector(3 downto 0);
                                                       CompOK : out std logic);
    7 \(\hat{\rightarrow}\) end Four_bit_comp;
   9 architecture Behavioral of Four_bit_comp is
10
11 begin
12  process (Datautil, Dataamd)
                                     begin
                                             if Datautil = Dataamd then
15
                                                                                      CompOK <= '1';
16
                                                             else
17
                                                                                         CompOK <= '0';
18 🚊 end if;
19 \(\hat{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tin}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\texi}\text{\text{\texi}\text{\text{\texi}\text{\text{\texi}\texi{\text{\texi}\text{\texi}\text{\texitint{\texitil{\texit{\texi}\texit{\texi}\texint
21 \(\hat{\text{\text{e}}}\) end Behavioral;
22
```

6) Comparateur 16 bits:

-Schéma du comparateur 16 bits:

Il faut ajouter 3 ports AND reliant les sorties des comparateurs à 4 bits.



```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
 4 entity Comparator is
   Port (BusCode : in std logic vector(15 downto 0);
          Ouverture : out std_logic );
 7 end Comparator;
 9 architecture Behavioral of Comparator is
10 હ
        component Four_bit_comp is
11
         port (
12
             Datautil : in std_logic_vector(3 downto 0);
             Dataamd : in std_logic_vector(3 downto 0);
14
             CompOK : out std logic
15
        );
16 end component;
17
18 signal comp_okl, comp_ok2, comp_ok3, comp_ok4 : std_logic;
    signal key: std_logic_vector(15 downto 0):="0001001000110100";
19
20
    begin
21
        cl: Four_bit_comp port map(Datautil => BusCode(3 downto 0),Dataamd => key(3 downto 0),CompOK => comp_okl);
        c2: Four_bit_comp port map(Datautil => BusCode(7 downto 4), Dataamd => key(7 downto 4), CompOK => comp_ok2);
c3: Four_bit_comp port map(Datautil => BusCode(11 downto 8), Dataamd => key(11 downto 8), CompOK => comp_ok3);
         c2: Four_bit_comp port map(Datautil => BusCode(7 downto 4),Dataamd => key(7 downto 4),CompOK
22
23
         c4: Four_bit_comp port map(Datautil => BusCode(15 downto 12),Dataamd => key(15 downto 12),CompOK => comp_ok4);
24
25
26
         Ouverture <= comp_ok1 and comp_ok2 and comp_ok3 and comp_ok4;
27
28
29 end Behavioral;
```

```
library IEEE;
2
   use IEEE.STD LOGIC 1164.ALL;
3
 4
   entity comparator_tb is
5
   -- Port ();
   end comparator_tb;
7
   architecture Behavioral of comparator tb is
9
   component Comparator is
10 Port (BusCode : in std logic vector(15 downto 0);
11
          Ouverture : out std logic );
12 end component;
13 signal BusCode : std logic vector(15 downto 0) ;
14 signal Ouverture : std logic;
15 begin
16 cmp: Comparator port map (BusCode => BusCode,Ouverture => Ouverture);
17 process
18 begin
19 BusCode <= "0000000000000000";</pre>
20 wait for 10 ns;
21 BusCode <= "0010000000000000";</pre>
22 wait for 10 ns;
   BusCode <= "00000000000000000";
24 wait for 10 ns;
25 BusCode <= "00000000000000001";</pre>
26 wait for 10 ns;
   BusCode <= "00000000000000000";
28 wait for 10 ns;
29 BusCode <= "00000000000000010";</pre>
30 wait for 10 ns;
31 BusCode <= "0000000000000000";</pre>
32 wait for 10 ns;
33 BusCode <= "0001001000110100";</pre>
   wait for 10 ns;
35 BusCode <= "0000000000000000";
36 wait for 10 ns;
    BusCode <= "0000000001000000";
37
38 wait for 10 ns;
39 BusCode <= "0000000000000000";</pre>
40 wait for 10 ns;
41 BusCode <= "0001001000110100";</pre>
42 wait for 10 ns;
43 BusCode <= "00000000000000000";</pre>
    wait for 10 ns;
44
45 BusCode <= "1000000000000000";</pre>
46 wait for 10 ns;
47 end process;
48
   end Behavioral;
49
```



7) Assemblage:

-Schéma:

```
library IEEE;
 2
    use IEEE.STD_LOGIC_1164.ALL;
 4 entity Serrure_Elec is
    Port (BusExt: in std_logic_vector(15 downto 0);
          Opn : out std logic );
 7 \(\hat{\text{e}}\) end Serrure_Elec;
 9 - architecture Behavioral of Serrure_Elec is
10 component Coder is
11
        Port (
12
             BusExt: in std logic vector(15 downto 0);
13
             BusInt: out std_logic_vector(3 downto 0)
14
        );
15 🛆
        end component;
16 component detection is
17
        Port (
18
               BusExt: in std_logic_vector(15 downto 0);
19
               DetectCar: out std logic
20
        );
21 🛆
        end component;
22 © component Memory is
        Port ( DetectCar : in std logic;
24
                BusInt : in std_logic_vector(3 downto 0);
25
                 BusCode : out std_logic_vector(15 downto 0)
26
              );
        end component;
28 🖯 component Comparator is
       Port (BusCode : in std_logic_vector(15 downto 0);
30
                Ouverture : out std logic );
```

```
31 📥
        end component;
           signal BusCode : std logic vector(15 downto 0);
32
33
           signal BusInt : std logic vector(3 downto 0);
34
           signal DetectCar : std logic;
35
           signal Ouverture : std logic;
36 begin
37
   cd: Coder port map (BusExt => BusExt, BusInt => BusInt);
   dtct: detection port map (BusExt=>BusExt, DetectCar=>DetectCar);
   mem: Memory port map (DetectCar => DetectCar, BusInt => BusInt, BusCode => BusCode);
41
    cmp: Comparator port map (BusCode => BusCode, Ouverture => Opn);
42
43
44
45 △end Behavioral;
46
```

TestBench:

-Dans le testbench je donne un valeur à "00000000000000" à BusExt entre 2 autres valeurs pour assimiler l'appui sur les boutons et permet le DetectCar d'alterner entre '0' et '1'.

```
library IEEE:
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
    entity serreur tb is
 5
    -- Port ();
    end serreur tb;
 7
    architecture Behavioral of serreur tb is
 8
       component Serrure Elec is
9
            Port (
10
                BusExt: in std logic vector(15 downto 0);
                Opn : out std logic
11
12
            );
13
    end component;
14
        signal BusExt : std logic vector(15 downto 0) ;
15
        signal Opn : std logic;
16 begin
17
    S: Serrure Elec port map (BusExt => BusExt,Opn => Opn);
18
   process
19
   BusExt <= "00000000000000000";
21
    wait for 100 ns;
22
   BusExt <= "00000000000000001";
   wait for 100 ns;
   BusExt <= "00000000000000000;
24
    wait for 100 ns;
26 BusExt <= "00000000000000000;</pre>
   wait for 100 ns;
   BusExt <= "00000000000000000";
29 wait for 100 ns;
30 BusExt <= "0000000000000100";
```

```
31 wait for 100 ns;
32 BusExt <= "00000000000000000;
33 wait for 100 ns;
34 BusExt <= "0000000000000000;
35 wait for 100 ns;
36 end process;
37
38 end Behavioral;
39
```



