Gestion de parking

Réalisé par: Ghazouani Chaima

A. L'architecture du système




Figure 1 : architecture du système de gestion du parking

B. Programmation et simulation des différentes parties du système


- 1. le composant Detect_front_1 et Detect_front_2
 - **■** Programmation avec FSM:

```
library ieee;
       use ieee.std logic 1164.all;
 3
       entity Detect front 1 is
         port(reset, clk, e:in std logic;
 5
         ft mt:out std logic);
 6
       end Detect front 1;
 7
8
9
       architecture comport of Detect front 1 is
10
       type state type is (etat0,etat1,etat2);
11
       signal etat courant, etat suivant: state type;
12
       begin
13
         process(etat courant,e)
14
        begin
15
            case etat courant is
              when etat0 => ft mt <= '0';
16
                   if(e='1') then etat_suivant<= etat1;
17
18
                   else etat suivant <= etat0;
19
                   end if;
               when etat1 => ft mt <= '1';
20
                   etat suivant<= etat2;
21
               when etat2 => ft mt <= '0';
22
23
                   if(e='0') then etat suivant<= etat0;
24
                   else etat suivant <= etat2;
25
                   end if;
26
            end case;
27
         end process;
28
         process(clk, reset)
29
         begin
30
            if (clk'event and clk='1') then
              if reset='1' then
31
32
                   etat_courant<= etat0;
33
               else
34
                   etat_courant <=etat_suivant;
35
               end if;
36
            end if;
37
          end process;
38
       end comport;
39
```

Le test bench

```
library ieee;
 2
        use ieee.std logic 1164.all;
 3
 4
 5
        entity Detect front 1Ptb is
 6
        end Detect front 1Ptb;
 7
 8
9
        architecture comport of Detect front 1Ptb is
10
        component Detect front 1
          port (reset, clk, e:in std logic;
11
12
          ft mt:out std logic);
13
        end component;
14
15
16
        signal treset, tclk, tft mt, te: std logic;
17
18
        begin
19
20
       UUT: Detect front 1 port map(treset,tclk,te,tft mt);
21
22
          treset<='1','0' after 10 ns;
23
24
          process
25
          begin
            tclk<='1', '0' after 10 ns;
26
            wait for 20 ns;
27
28
          end process;
29
30
          process
31
          begin
32
            te<= '0', '1' after 60 ns;
33
            wait for 120 ns;
34
          end process;
35
36
        end comport;
37
```

■ La Simulation



2. Le composant Compteur

■ La programmation

```
library ieee;
        use ieee.std logic 1164.all;
        use ieee.std logic unsigned.all;
 3
        use IEEE.numeric std.all;
 4
 5
 6
        entity CompteurP is
         port(clk,reset:in std logic;
 7
 8
          up, down:in std logic;
 9
          counte: out std logic vector(3 downto 0));
        end CompteurP;
10
11
12
        architecture arch of CompteurP is
13
          signal c: unsigned(3 downto 0);
14
          begin
15
         process(clk,reset)
16
            begin
17
            if reset ='1' then
18
            c<=(others=>'0');
19
20
           elsif clk'event and clk='1' then
             if (up='1' and down='0') then
21
22
23
                 c <=c + 1;
24
25
              elsif (down='1' and up='0') then
26
                 if(c="0000") then
27
28
                   c<="00000";
29
                 else
30
                   c <= c - 1;
31
                 end if;
32
              else
                 c<= c ;
33
34
               end if;
35
            end if;
36
            end process;
37
          counte<= std logic vector(c);
38
        end arch;
```

Le test bench

```
library ieee;
 2
        use ieee.std logic 1164.all;
 3
        use ieee.numeric std.all;
 4
 5
       entity CompteurPtb is
 6
       end CompteurPtb;
       architecture archtest of CompteurPtb is
 8
 9
        component CompteurP
10
          port(clk,reset:in std logic;
          up, down: in std logic;
11
12
          counte: out std logic vector(3 downto 0));
13
        end component;
          signal tclk, treset, tup, tdown:std logic;
14
15
          signal c: std logic vector(3 downto 0);
       begin
16
17
          UUT: CompteurP port map(tclk, treset, tup, tdown, c);
               treset <= '1','0' after 20 ns;
19
20
             process
21
                begin
                 tclk <= '1','0' after 10 ns;
                 wait for 20 ns;
            end process;
25
             process
26
               begin
               tup<= '0', '1' after 20 ns;
               wait for 40 ns;
             END process;
30
             process
31
               begin
               tdown<= '0','1' after 40 ns;
               wait for 80 ns;
             END process;
35
           --up : 0 20ns 1 40ns 0 60ns 1 80ns
36
           --down : 0 20ns 0 40ns 1 60 ns 1 80 ns
37
38
39
        end archtest;
```

■ La Simulation



3. Le composant Registre

□ La programmation

```
library ieee;
 2
       use ieee.std_logic_1164.all;
 3
       entity registreP is
 4
 5
         port(d_in:in std_logic_vector(3 downto 0);
         load, reset, clk :in std logic;
 6
         d out :out std logic vector(3 downto 0));
 7
       end registreP;
 8
9
10
       architecture comport of registreP is
11
12
13
         process (reset, clk)
14
         begin
15
16
         if (reset='1') then
17
         d_out <= (others => '0');
18
19
         elsif (clk' event and clk ='1') then
20
           if (load='1') then
21
              d out <= d in;
22
            else
23
               d out <= (others => '0');
24
           end if;
25
26
          end if;
27
28
          end process;
29
       end comport;
30
```

Le test bench

Severity warning

```
library ieee;
        use ieee.std logic 1164.all;
 2
 3
       use IEEE.numeric std.all;
 4
       entity registrePtb is
 5
        end registrePtb;
 8
       architecture comport of registrePtb is
9
10
       component registreP
11
        port(d in:in std logic vector(3 downto 0);
         load, reset, clk :in std logic;
12
13
         d_out :out std_logic_vector(3 downto 0));
       end component;
14
15
        signal td in,td out :std logic vector(3 downto 0);
        signal tload, treset, tclk: std_logic;
16
17
18
19
       UUT: registreP port map(td in,tload,treset,tclk,td out);
20
21
          Ps1:process
22
          begin
            tclk<='0', '1' after 10 ns;
23
24
            wait for 20 ns;
25
          end process;
26
          treset<='1','0' after 20 ns;
27
28
          tload<= '0', '1' after 20 ns;
29
30
31
          td in<= "0011", "0000" after 60 ns;
32
          assert not(td in="0000") report "le nombre sup a 0" severity WARNING;
33
34
35
        end comport;
36
```

Severity error :

```
assert not(td_in="0000") report "le nombre sup a 0" severity ERROR;
```


Severity failure

```
assert not(td in="0000") report "le nombre sup a 0" severity FAILURE;
```

Severity NOTE

```
assert not(td in="0000") report "le nombre sup a 0" severity NOTE;
```

□ La Simulation



⇒ Severity warning

```
run
# ** Warning: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

⇒ Severity error

```
run
# ** Error: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

→ Severity failure

```
run

# ** Failure: le nombre sup a 0

# Time: 60 ns Iteration: 0 Instance: /registreptb
```

⇒ Severity Note

```
run
# ** Note: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

4. Le composant comparateur

■ La programmation

```
library ieee;
        use ieee.std logic 1164.all;
 3
        use IEEE.numeric std.all;
 4
 5
        entity comparateur is
 6
          port (
 7
          A,B:in std logic vector(3 downto 0);
          sup egal: out std logic);
 8
 9
        end comparateur;
10
11
        architecture arch of comparateur is
12
13
             sup egal<= '1'when (A>=B) else '0';
14
15
16
        end arch;
17
```

■ Le test bench

```
library ieee;
 2
       use ieee.std logic 1164.all;
 3
        use ieee.numeric std.all;
 4
 5
 6
        entity comparateurPtb is
 7
        end comparateurPtb;
 8
 9
       architecture archtest of comparateurPtb is
10
11
       component comparateur
12
          port (
13
          A,B:in std logic vector(3 downto 0);
          sup egal: out std logic);
14
       end component;
15
16
17
          signal tA,tB:std logic vector(3 downto 0);
          signal tsup egal: std logic;
18
19
          begin
          Mapcompt:comparateur port map(tA,tB,tsup_egal);
20
21
22
                 tA <= "0011", "0111" after 20 ns, "0011" after 40 ns;
                 tB <= "0111", "0010" after 20 ns, "0011" after 40 ns;
25
26
        end archtest;
27
```

■ La simulation



5. Le composant soustracteur

La programmation

```
library ieee;
        use ieee.std logic 1164.all;
 3
       use IEEE.numeric std.all;
 4
 5
       entity soustracteur is
         port (
         A,B:in std logic vector(3 downto 0);
 7
 8
         nb places dispos: out std logic vector(3 downto 0));
        end soustracteur;
 9
10
       architecture arch of soustracteur is
11
12
         -- signal c: std logic;
13
         begin
14
            nb_places_dispos <= "0000" when (A>=B)
15
16
         else std logic vector(unsigned(B)-unsigned(A));
17
18
        end arch;
19
```

Le test bench

```
library ieee;
       use ieee.std logic 1164.all;
 2
       use ieee.numeric std.all;
 3
       entity soustracteurPtb is
 6
       end soustracteurPtb;
       architecture archtest of soustracteurPtb is
10
       component soustracteur
11
        port (
        A,B:in std logic vector(3 downto 0);
13
         nb places dispos: out std_logic_vector(3 downto 0));
       end component;
14
15
16
17
          signal tA,tB:std logic vector(3 downto 0);
          signal tnb places dispos: std logic vector(3 downto 0);
18
19
         Mapcompt:soustracteur port map(tA, tB, tnb places dispos);
20
21
22
                tA <= "0101", "0011" after 20 ns, "1111" after 40 ns;
23
                tB <= "0101", "1011" after 20 ns, "0011" after 40 ns;
26
        end archtest;
```

□ La simulation

→ / /soustracteurptb/mapcompt/a	0101	0101	(0011	(1111
— ✓ /soustracteurptb/mapcompt/b	0101	0101	(1011	(0011
//> // /soustracteurptb/mapcompt/nb_places_dispos	0000	0000	(1000	(0000
			38 - 23	