

# **Gestion de parking**

**Réalisé par:  
Ghazouani Chaima**

## A. L'architecture du système




Figure 1 : architecture du système de gestion du parking

## B. Programmation et simulation des différentes parties du système

### 1. le composant Detect\_front\_1 et Detect\_front\_2

#### Programmation avec FSM:

```
2 library ieee;
3 use ieee.std_logic_1164.all;
4
5 entity Detect_front_1 is
6     port(reset,clk,e:in std_logic;
7         ft_mt:out std_logic);
8 end Detect_front_1;
9
10 architecture comport of Detect_front_1 is
11     type state_type is (etat0,etat1,etat2);
12     signal etat_courant,etat_suivant:state_type;
13 begin
14     process(etat_courant,e)
15     begin
16         case etat_courant is
17             when etat0 => ft_mt <= '0';
18             if(e='1') then etat_suivant<= etat1;
19             else etat_suivant <= etat0;
20             end if;
21             when etat1 => ft_mt <= '1';
22             etat_suivant<= etat2;
23             when etat2 => ft_mt <= '0';
24             if(e='0') then etat_suivant<= etat0;
25             else etat_suivant <= etat2;
26             end if;
27         end case;
28     end process;
29     process(clk,reset)
30     begin
31         if (clk'event and clk='1') then
32             if reset='1' then
33                 etat_courant<= etat0;
34             else
35                 etat_courant <=etat_suivant;
36             end if;
37         end if;
38     end process;
39 end comport;
```


## Le test bench

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4
5  entity Detect_front_1Ptb is
6  end Detect_front_1Ptb;
7
8
9  architecture comport of Detect_front_1Ptb is
10 component Detect_front_1
11     port(reset,clk,e:in std_logic;
12         ft_mt:out std_logic);
13 end component;
14
15
16 signal treset,tclk, tft_mt, te: std_logic;
17
18 begin
19
20 UUT: Detect_front_1 port map(treset,tclk,te,tft_mt);
21
22
23     treset<='1','0' after 10 ns;
24     process
25     begin
26         tclk<='1','0' after 10 ns;
27         wait for 20 ns;
28     end process;
29
30     process
31     begin
32         te<= '0','1' after 60 ns;
33         wait for 120 ns;
34     end process;
35
36 end comport;
37

```

## La Simulation



## 2. Le composant Compteur

## La programmation

```
library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use IEEE.numeric_std.all;
5
6  entity CompteurP is
7      port (clk, reset: in std_logic;
8            up, down: in std_logic;
9            counte: out std_logic_vector(3 downto 0));
10 end CompteurP;
11
12 architecture arch of CompteurP is
13     signal c: unsigned(3 downto 0);
14     begin
15     process (clk, reset)
16     begin
17         if reset = '1' then
18             c <= (others => '0');
19
20         elsif clk'event and clk = '1' then
21             if (up = '1' and down = '0') then
22
23                 c <= c + 1;
24
25             elsif (down = '1' and up = '0') then
26                 if (c = "0000") then
27                     c <= "0000";
28                 else
29                     c <= c - 1;
30                 end if;
31             else
32                 c <= c ;
33             end if;
34         end if;
35     end process;
36     counte <= std_logic_vector(c);
37 end arch;
```

## Le test bench



## La programmation

```
2 library ieee;
3 use ieee.std_logic_1164.all;
4
5 entity registreP is
6     port(d_in:in std_logic_vector(3 downto 0);
7         load,reset,clk :in std_logic;
8         d_out :out std_logic_vector(3 downto 0));
9 end registreP;
10
11 architecture comport of registreP is
12 begin
13     process(reset,clk)
14     begin
15
16         if(reset='1')then
17             d_out <= (others => '0');
18
19         elsif (clk' event and clk ='1') then
20             if (load='1') then
21                 d_out <= d_in;
22             else
23                 d_out <= (others => '0');
24             end if;
25
26         end if;
27
28     end process;
29 end comport;
30
```



## Le test bench

### ➤ Severity warning

```
library ieee;
2 use ieee.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity registrePtb is
6 end registrePtb;
7
8
9 architecture comport of registrePtb is
10 component registreP
11   port(d_in:in std_logic_vector(3 downto 0);
12         load,reset,clk :in std_logic;
13         d_out :out std_logic_vector(3 downto 0));
14 end component;
15 signal td_in,td_out :std_logic_vector(3 downto 0);
16 signal tload,treset,tclk: std_logic;
17
18 begin
19 UUT: registreP port map(td_in,tload,treset,tclk,td_out);
20
21   Psl:process
22   begin
23     tclk<='0', '1' after 10 ns;|
24     wait for 20 ns;
25   end process;
26
27   treset<='1','0' after 20 ns;
28
29   tload<= '0', '1' after 20 ns;
30
31   td_in<= "0011","0000" after 60 ns;
32
33   assert not(td_in="0000") report "le nombre sup a 0" severity WARNING;
34
35 end comport;
36
```

### ➤ Severity error :

```
32
33 assert not(td_in="0000") report "le nombre sup a 0" severity ERROR;
34
```

### ➤ Severity failure


```
assert not(td_in="0000") report "le nombre sup a 0" severity FAILURE;
```

### ➤ Severity NOTE

```
assert not(td_in="0000") report "le nombre sup a 0" severity NOTE;
```



## La Simulation



### ⇒ Severity warning

```
run
# ** Warning: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

### ⇒ Severity error

```
run
# ** Error: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

### ⇒ Severity failure

```
run
# ** Failure: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

### ⇒ Severity Note

```
run
# ** Note: le nombre sup a 0
# Time: 60 ns Iteration: 0 Instance: /registreptb
```

## 4. Le composant comparateur

### La programmation

```
library ieee;
2 use ieee.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity compareur is
6     port(
7         A,B:in std_logic_vector(3 downto 0);
8         sup_egal: out std_logic);
9 end compareur;
10
11 architecture arch of compareur is
12
13     begin
14         sup_egal<= '1'when (A>=B) else '0';
15
16     end arch;
17
```

## Le test bench

```

2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity compareurPtb is
7  end compareurPtb;
8
9  architecture archtest of compareurPtb is
10
11  component compareur
12  port(
13    A,B:in std_logic_vector(3 downto 0);
14    sup_egal: out std_logic);
15  end component;
16
17  signal tA,tB:std_logic_vector(3 downto 0);
18  signal tsup_egal: std_logic;
19  begin
20  Mapcompt:compareur port map(tA,tB,tsup_egal);
21
22
23      tA <= "0011","0111" after 20 ns,"0011" after 40 ns;
24      tB <= "0111","0010" after 20 ns,"0011" after 40 ns;
25
26  end archtest;
27

```

## La simulation

/compareurptb/mapcompt/a	0011	0011	0111	0011	
/compareurptb/mapcompt/b	0111	0111	0010	0011	
/compareurptb/mapcompt/sup_egal	0				

## 5. Le composant soustracteur



### La programmation

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity soustracteur is
6     port(
7         A,B:in std_logic_vector(3 downto 0);
8         nb_places_dispos: out std_logic_vector(3 downto 0));
9 end soustracteur;
10
11 architecture arch of soustracteur is
12     --signal c: std_logic;
13     begin
14
15         nb_places_dispos <= "0000" when (A>=B)
16         else std_logic_vector(unsigned(B)-unsigned(A)) ;
17
18     end arch;
```

### Le test bench

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity soustracteurPtb is
6 end soustracteurPtb;
7
8 architecture archtest of soustracteurPtb is
9
10     component soustracteur
11         port(
12             A,B:in std_logic_vector(3 downto 0);
13             nb_places_dispos: out std_logic_vector(3 downto 0));
14     end component;
15
16
17     signal tA,tB:std_logic_vector(3 downto 0);
18     signal tnb_places_dispos: std_logic_vector(3 downto 0);
19     begin
20         Mapcompt:soustracteur port map(tA,tB,tnb_places_dispos);
21
22
23         tA <= "0101", "0011" after 20 ns, "1111" after 40 ns;
24         tB <= "0101","1011" after 20 ns, "0011" after 40 ns ;
25
26
27     end archtest;
```

## La simulation

 /soustracteurptb/mapcompt/a	0101	0101	X0011	X1111	
 /soustracteurptb/mapcompt/b	0101	0101	X1011	X0011	
 /soustracteurptb/mapcompt/nb_places_dispos	0000	0000	X1000	X0000	