
Modélisation et implémentation d'un processeur RISC 16 Bits

Réalisé par: Chaima Ghazouani et Emna Boussetta 2 ING ISEOC

1. Registre d'instruction

```
26
        use ieee.std logic 1164.all;
27
28
        entity instr reg is
29
          port ( clk : in std logic;
                 ce : in std logic; --instr ce
30
                 rst : in std logic; -- reset
31
32
33
                 instr : in std logic vector(15 downto 0); -- ram dout
34
35
                 -- Mot d'instruction: cond.op.updt.imm.val
36
                 cond : out std logic vector(3 downto 0);
                 op : out std logic vector(3 downto 0);
37
                 updt : out std logic;
38
39
                 imm : out std_logic;
40
                 val : out std logic vector(5 downto 0) );
41
42
        end instr reg;
43
44
        architecture arch of instr reg is
45
46
        begin
47
        process(clk,rst,ce)
48
        begin
          if (rst ='1') then
49
            cond<="00000";
50
51
            op<="00000";
52
            updt<='0';
53
            imm<='0';
54
            val<="000000";
          elsif (clk'event and clk='1') and (ce='1') then
55
56
               cond <= instr(15 downto 12);
57
58
               op <= instr(11 downto 8);
59
               updt <= instr(7);
60
               imm <= instr(6);</pre>
61
               val <= instr(5 downto 0);</pre>
62
63
          end if;
        end process ;
64
65
66
        end arch;
67
```




2. Le registre de statut

□ Le programme


```
91
          library ieee;
          use ieee.std logic 1164.all;
 92
 93
 94
          entity status_reg is
 95
           port ( clk : in std_logic;
     ce : in std_logic;--status_ce
     rst : in std_logic;--reset
 96
 97
 98
 99
100
                    i : in std_logic_vector(3 downto 0);
                    o : out std logic vector(3 downto 0) );
101
102
          end status reg;
103
104
          architecture arch of status reg is
105
          signal st : std logic vector(3 downto 0);
106
          begin
107
          process(clk ,rst,ce)
108
          begin
            if rst = '1' then
109
               o<="00000";
110
111
            end if ;
             if clk'event and clk = '1' then
112
113
               if (ce ='1') then
114
                 o<=i;
115
               end if ;
             end if ;
116
117
          end process ;
118
119
          end arch;
120
```

■ La simulation



3. Banc de registre


```
155
         library ieee;
156
         use ieee.std_logic_1164.all;
157
         use ieee.std logic unsigned.all;
158
         use ieee.numeric std.all;
159
         entity reg file is
160
           port ( clk : in std logic;
                  rst : in std logic;
161
                   acc out : out std logic vector(15 downto 0);
162
                  acc ce : in std logic;
163
164
                  pc_out : out std_logic_vector(15 downto 0);
165
                  pc ce : in std logic;
166
                  rpc ce : in std_logic;
167
                   rx num : in std logic vector (5 downto 0);
168
                   rx out : out std logic vector(15 downto 0);
169
                   rx ce : in std logic;
170
                   din : in std logic vector(15 downto 0) );
171
         end reg file;
173
        architecture arch of reg file is
174
        type banc reg is array (63 downto 0) of std logic vector (0 to 15);
175
        signal reg : banc reg;
176
        signal i: integer;
177
        signal s:std logic vector(5 downto 0):=(others=>'0');
178
        begin
179
        s<=rx num;
180
        process (clk,rst)
181
        begin
         if (rst='1') then
182
183
              boucle: FOR i in 0 to 62 loop
              reg(i) <= "0000000000000000;
184
185
              end loop boucle;
             reg(63) <= "1010000000000000";
186
187
          elsif (rising_edge(clk))then
188
            if (rx ce='1' )then
189
190
             reg(to integer(unsigned(s))) <= din;
191
              end if;
            if ( acc_ce='1')then
192
193
                reg(0) <= din;
194
            end if;
195
            if (rpc ce='1' )then
196
                   reg(62) <= din;
197
           end if:
198
            if (pc_ce='1' )then
199
                  reg(63) <= din;
200
             end if:
201
        end if;
202
203
        end process;
204
        rx out <= reg(to integer(unsigned(s)));
        acc out <= reg(0);
205
206
        pc out<=reg(63);
207
        end arch;
```



4. L'unité arithmétique et logique (ALU)

```
12
       library IEEE;
13
       use IEEE.STD LOGIC 1164.ALL;
       use ieee.std logic unsigned.all;
14
15
       use ieee.numeric std.all;
16
17
       entity alu is
18
         port ( op : in std logic vector(3 downto 0);
                 i1 : in std logic vector(15 downto 0);
19
20
                 i2 : in std logic vector(15 downto 0);
                 o : out std logic vector(15 downto 0);
21
                 st : out std logic vector(3 downto 0));
22
23
        end alu;
24
       architecture arch of alu is
25
26
27
       signal result:std logic vector(16 downto 0);
       signal Z, N, C, V:std logic;
28
        signal in1, in2:std logic_vector(14 downto 0);
29
        signal num, sgn1, sgn2:std logic vector(15 downto 0);
30
31
32
       begin
```

```
32
       process(op,i1,i2)
33
       begin
34
        case op is
        when "0000" =>result <='0'&i1 and '0'&i2; -- and
        when "0001" =>result <='0'&i1 or '0'&i2; -- or
        when "0010" =>result <='0'&i1 xor '0'&i2; -- xor
        when "0011" =>result <='0'&(not i2); -- not
        when "0100" =>result <=('0'&i1)+('0'&i2); -- add
        when "0101" =>result <= std logic vector( signed('0'&i1(15 downto 0))- signed ('0'&i2(15 downto 0))); -- sub
42
43
       when "0110" =>result <=std_logic_vector(shift_left( signed('0'&i1),to_integer(signed('0'&i2)))); --lsl instruction
        when "0111" => result<=std logic vector(shift right( signed('0'&i1), to integer(signed('0'&i2)))); --lsr instruction
46
        when "1000" => result <= ('0'&i2); --LDA instruction
47
        when "1001" => result <= ('0'&i1); --STA instruction
        when "1010" =>result <= '0'&i2;
50
       when "1011" =>result <= '0'&i1;
        when "1100" =>result(15 downto 0) <=i1+i2;
        when "1101" =>result (15 downto 0) <=i1-i2;
        when "1110" =>result (15 downto 0) <= i2;
        when "1111" =>result (15 downto 0)<=i2;
        when others => null;
        end case;
58
        end process;
 54
         o <= result(15 downto 0);
         Z <='1' when (result(15 downto 0) ="00000000000000") else '0'; --Zero
         N <= '1' when (result (15) = '1') else '0';
 56
         C <= not result(16) when (op="0101") else
 57
 58
               result (16);
 59
 60
         in1 <= i1(14 downto 0);
         in2 <= i2(14 downto 0);
 61
 62
         num <=('0'&in1) + ('0'&in2);
 63
 64
         V \leftarrow C \text{ xor num}(15) \text{ when } (op="0100")else
              (i1(15) and (not i2(15)) and (not result(15))) or ((not i1(15)) and i2(15) and result(15)) when (op="0101")
 65
 66
              else
 67
              result(15) when (op="0110")else
              '0';
 68
 69
 70
         st<= Z&N&C&V;
 71
         end arch;
```




5. Multiplexeur à deux entrée et une sortie

□ Le programme

```
library ieee;
       use ieee.std logic 1164.all;
 2
 3
 4
       entity mux2v1 is
               port (In0, In1: in std_logic_vector (15 downto 0);
 5
             Sel: in std logic;
 6
                           Z: out std logic vector (15 downto 0));
       end mux2v1;
 8
       architecture Arch of mux2v1 is
 9
10
       begin
       Z <= InO when Sel ='O' else
11
12
            In1 when Sel ='1' else
              "00000000000000000";
13
14
       end Arch;
15
```

☐ Le test bench

```
library ieee;
 2
        use ieee.std_logic_1164.all;
 3
 4
        entity mux2v1 tb is
        end mux2v1_tb;
 5
 6
        architecture arch of mux2v1 tb is
 8
        component mux2v1
 9
        port (
10
          In0: in std logic vector(15 downto 0);
          In1: in std logic vector(15 downto 0);
11
12
          Sel: in std logic;
         Z: out std logic vector(15 downto 0));
13
14
        end component;
15
        signal tIn0,tIn1,tZ: std_logic_vector(15 downto 0);
16
17
        signal tSel: std logic;
18
19
       begin
20
       UUT: mux2v1 port map(tIn0,tIn1,tSel,tZ);
         tIn0<= "1011011110000000";
21
         tIn1 <= "1011010110010011";
22
23
       process
24
25
       begin
26
         tSel<= '1';
27
         wait for 20 ns;
28
         tSel<= '0';
         wait for 40 ns;
29
30
        end process;
31
32
        end arch;
```



6. Multiplexeur à trois entrées et une sortie

```
library ieee;
 2
        use ieee.std logic 1164.all;
 3
 4
         entity mux3v1 is
 5
              Port ( in1 : in std_logic_vector (15 downto 0);
 6
                    in2 : in std_logic_vector (15 downto 0);
 7
                   in3 : in std logic vector (15 downto 0);
 8
                   sel : in std logic vector(1 downto 0);
                   o : out std logic vector (15 downto 0));
 9
10
         end mux3v1;
11
12
13
        architecture arch of mux3v1 is
14
       begin
15
       o <= in1 when sel ="10"
          else in2 when sel ="00"
16
          else in3 when sel ="01"
17
          else "000000000000000000";
18
19
        end arch;
20
```

test bench

```
library ieee;
        use ieee.std logic 1164.all;
 3
       entity mux3v1 tb is
 5
       end mux3v1 tb;
 6
 7
       architecture arch of mux3v1 tb is
 8
       component mux3v1
9
        port (
10
          in1: in std logic vector(15 downto 0);
          in2: in std logic vector(15 downto 0);
11
12
         in3: in std logic vector(15 downto 0);
13
         sel: in std logic vector(1 downto 0);
14
          o: out std logic vector(15 downto 0));
15
       end component;
16
       signal tIn1,tIn2,tIn3,too: std logic vector(15 downto 0);
17
       signal tSel: std logic vector(1 downto 0);
18
19
20
       begin
21
       UUT: mux3v1 port map(tIn1,tIn2,tIn3,tSe1,too);
22
          tIn1<= "10110111110000000";
23
          tIn2 <= "1011010110010011";
24
          tIn3 <= "10110101100100000";
25
26
       process
27
       begin
28
          tSel<= "10";
29
         wait for 20 ns;
30
          tSel<= "00";
31
          wait for 40 ns;
32
          tSel<="01";
33
          wait for 60 ns;
34
       end process;
35
       end arch;
36
```

■ La Simulation

| ⊞ _ / /mux3v1_tb/uut/in1 | 0110111110000000 | 10110111100 | 00000 | | | | | | | i |
|---|------------------|--------------|-------|-------------|-------|---|-------------|------|--|---|
| ⊕/ /mux3v1_tb/uut/in2 10 | 011010110010011 | 10110101100 | 10011 | | | | | | | |
| ⊞–∑ /mux3∨1_tb/uut/in3 10 | | 10110101100 | 10000 | | | | | | | |
| ⊞ - ∑ /mux3∨1_tb/uut/sel 10 | | 10 | | 00 | | | 01 | | | |
| <u>→</u> /mux3v1_tb/uut/o 10 | 011011110000000 | 101101111100 | 00000 | 10110101100 | 10011 | X | 10110101100 | 0000 | |) |
| A. 30000 | | | | | | | | | | |
| | | | | | | | | | | |

7. Incrementeur

■ Le programme

```
library ieee;
        use ieee.std logic 1164.all;
 3
        use ieee.numeric std.all;
 4
 5
        entity incrementeur is
           Port (in1: in STD LOGIC VECTOR (15 downto 0);
 6
 7
                     o : out STD LOGIC VECTOR (15 downto 0));
 8
        end incrementeur;
 9
10
        architecture Arch of incrementeur is
11
12
        begin
13
        o <= std logic vector(unsigned(in1) + 1);</pre>
14
        end Arch;
15
```

test bench

```
library ieee;
       use ieee.std_logic_1164.all;
 2
 3
       entity incrementeur_tb is
 4
 5
       end incrementeur tb;
 6
 7
       architecture arch of incrementeur_tb is
8
9
       component incrementeur
         Port (in1: in STD LOGIC VECTOR (15 downto 0);
10
                    o : out STD_LOGIC_VECTOR (15 downto 0));
11
12
       end component;
13
14
       signal tin1, too: std_logic_vector(15 downto 0);
15
16
17
       begin
18
       UUT: incrementeur port map(tin1,too);
         tin1<= "10110111100000000", "1011011110011000" after 20 ns, "1011011110011001" after 40 ns;
19
20
21
       end arch;
22
```

■ La Simulation

| incrementeur_tb/uut/in1 incrementeur_tb/uut/in1 | 1011011110011001 | 1011011110000000 | (1011011110011000 | (1011011110011001 |
|--|-------------------|-------------------|-------------------|-------------------|
| ⊞— /incrementeur_tb/uut/o | 10110111110011010 | (1011011110000001 | (1011011110011001 | (1011011110011010 |
| | | | | |

8. Register OP1, OP2 ET res

```
library ieee;
 2
       use ieee.std logic 1164.all;
 3
       use ieee.std logic arith.all;
 4
       entity reg is
 6
       port (clk :in std logic ;
 7
            rst:in std logic ;
 8
            i:in std logic vector(15 downto 0);
            ou :out std logic vector(15 downto 0));
 9
10
       end reg;
11
12
       architecture arch of reg is
13
       begin
14
15
       process(clk,rst)
16
          begin
            if rst='1' then
17
18
               ou<= "00000000000000000";
19
           elsif (rising edge(clk))then
20
               ou<=i;
21
             end if ;
22
          end process ;
23
       end arch ;
24
```

□ test bench

```
library ieee;
 2
       use ieee.std logic 1164.all;
 3
 4
       entity reg tb is
 5
        end reg tb;
 6
 7
       architecture arch of reg tb is
8
          component reg
9
            port ( clk : in std logic;
10
                  rst : in std logic;
                  i : in std_logic_vector(15 downto 0);
11
                  ou: out std logic vector(15 downto 0));
12
13
          end component;
14
       signal ti,tou: std_logic_vector(15 downto 0);
15
16
       signal clk, rst: std logic;
17
       begin
18
          UUT: reg port map(clk,rst,ti,tou);
          ti<= "10110111110000000";
19
20
       rst<= '1','0' after 20 ns;
21
22
          process
23
          begin
24
            clk<= '0', '1' after 10 ns;
          wait for 20 ns;
25
26
          end process;
27
28
        end arch;
```

■ La Simulation



9. L'unité de contrôle


```
59
       architecture arch of control is
61
         type state is (st fetch1, st fetch2, st decode, st exec, st store);
        signal state 0 : state;
        signal state r : state := st fetch1;
       begin
66
         state 0 <= st fetch2 when state r = st fetch1 else
67
                     st decode when state r = st fetch2 else
68
                     st exec when state r = st decode else
69
                     st store when state r = st exec else
70
                     st fetch1 when state r = st store else
71
                     state r;
72
73
        p1: process(state r,instr op,instr cond,status,instr updt )
74
        begin
75
76
77
                 instr ce<='0';
                status_ce <='0';
78
79
                acc ce <='0';
80
                pc ce <='0';
                rpc_ce <='0';
81
                rx_ce <='0';
82
                ram we <='0';
83
84
                sel ram addr <='0';
85
                sel op1 <='0';
86
                sel rf din <="00";
87
88
        case state r is
89
90
          when st_fetch1 => sel_ram_addr <='0';
91
92
          when st_fetch2 => instr_ce <='1';
93
```

```
when st decode =>
              if not ((instr cond = "0001") --condition T
                 or( instr_cond = "0010" and status="1000") --condition Z / status Z
 96
                 or( instr_cond = "0011" and status/="1000") --condition NZ / status not Z
or( instr_cond = "0010" and not(status="1000") --condition NZ / status not Z
 97
 98
                 or( instr_cond = "0101"and (status="1000"or status="0100" or status="1100")) --condition Z ou N status (Z ou N ou ZetN)
 99
                 or( instr cond = "0110"and status="0100") --condition N status N
100
                 or( instr cond = "0111"and status/="0100") --condition not N status not N
101
                 or( instr_cond = "1000" and status="0010") --condition C status C
102
103
                 or ( instr_cond = "1001" and status/="0010") --condition not C status not C
104
                 or( instr_cond = "1010"and status="0001") --condition V status V
                 or( instr_cond = "1011"and status/="0001") -- condition not V status not V
105
                 or(instr_cond /= "0000" )) --condition not F
106
                                           <= '0';
                              instr ce
107
               then
                                           <= '0';
                               status ce
108
                                             <= '0';
109
                               acc ce
110
                                             <= '0';
                               pc_ce
                                             <= '0';
111
                               rpc_ce
112
                               rx_ce
                                             <= '0':
                                            <= '0';
113
                               ram we
              elsif ( instr_op="0000" or instr_op="0001" or instr_op="0010" or --AND --OR --XOR --
114
                    instr_op="0100" or instr_op="0101" or instr_op="0110" or --ADD --SUB --LSL
115
                  instr_op="0111" or instr_op="1001" or instr_op="1011") --LSR --STR --MTR
116
117
                                           <='0';
                               instr ce
                               status_ce
                                            <='0';
118
119
                               acc_ce
                                             <= 101:
                                             <='0':
120
                               pc_ce
                                            <='0';
121
                               rpc ce
                                            <='0';
122
                               rx ce
                                            <='0';
123
                               ram we
124
                               sel op1
                                             <= '0':
125
               elsif (instr_op="1100" or instr_op="1101") then --JRP --JRN
126
                               instr_ce
                                            <= 'O';
                                             <= '0';
127
                               status_ce
                                             <= '0';
128
                               acc ce
                                             <= '0';
129
                               pc ce
                                             <= '0';
130
                               rpc ce
                                            <= '0';
131
                               rx ce
                                             <= '0';
132
                               ram we
133
                               sel_op1
                                            <= '1';
 134
                else
                                             <= '0';
 135
                                instr ce
 136
                                status_ce
                                             <= 'O';
                                              <= '0' ;
 137
                                 acc ce
 138
                                pc ce
                                              <= '0';
                                             <= '0';
 139
                                 rpc ce
                                             <= '0':
 140
                                rx ce
                                             <= '0';
 141
                                ram we
               end if:
 142
 143
 144
          when st exec =>
                           if not ((instr_cond = "0001") --condition T
 145
                or( instr_cond = "0010"and status="1000") --condition Z / status Z
 146
                or( instr_cond = "0011"and status/="1000") --condition NZ / status not Z
 147
                or( instr_cond = "0100"and not(status="1000" or status="0100")) --condition not(Z) et not(N) status not(N ou Z)
 148
                or( instr_cond = "0101"and (status="1000"or status="0100" or status="1100")) --condition Z ou N status (Z ou N ou ZetN)
 149
               or(instr_cond = "0110" and status="0100") --condition N status N or(instr_cond = "0111" and status="0100") --condition not N status not N
 150
 151
               or(instr_cond = "1000"and status="0010") --condition not C status C or(instr_cond = "1001"and status/="0010") --condition not C status C or(instr_cond = "1001"and status/="0010") --condition not C status not C
 152
 153
 154
               or( instr cond = "1010"and status="0001") --condition V status V
               or( instr_cond = "1011"and status/="0001")) --condition not V status not V
 155
 156
 157
                then
                                              <= '0';
 158
                                instr ce
 159
                                status_ce
                                             <= '0';
                                              <= '0';
 160
                                acc ce
                                              <= '1';
 161
                                pc ce
                                              <= '0';
 162
                                rpc ce
                                             <= '0';
 163
                                rx ce
                                             <= '0';
 164
                                ram we
                                 sel_rf_din <= "10" ;
```

```
126
             elsif (instr_op="1100" or instr_op="1101") then --JRP --JRN
127
                            instr ce
                                       <= 'O';
                                        <= '0';
128
                            status ce
                                        <= '0';
129
                            acc ce
                                        <= '0';
130
                            pc ce
                                        <= '0';
131
                            rpc ce
                                       <= '0';
132
                            rx ce
                                       <= '0';
133
                            ram we
                                       <= '1';
134
                            sel op1
135
             else
                                       <= '0';
136
                            instr ce
                            status_ce <= '0';
137
                                        <= '0'
138
                            acc ce
                                               ;
                                        <= '0';
139
                            pc ce
                                       <= '0';
140
                            rpc ce
                            rx ce
                                       <= '0';
141
                                        <= '0';
142
                            ram we
143
             end if:
144
145
        when st_exec =>
                       if not ((instr_cond = "0001") --condition T
146
147
             or( instr cond = "0010" and status="1000") --condition Z / status Z
             or( instr cond = "0011" and status/="1000") --condition NZ / status not Z
148
             or( instr_cond = "0100" and not(status="1000" or status="0100")) --condition not(Z) et not(N) status not(N ou Z)
149
150
             or( instr_cond = "0101"and (status="1000"or status="0100" or status="1100")) --condition Z ou N status (Z ou N ou ZetN)
151
             or( instr_cond = "0110"and status="0100") --condition N status N
             or (instr cond = "0111" and status/="0100") --condition not N status not N
152
153
             or( instr_cond = "1000"and status="0010") --condition C status C
154
             or ( instr_cond = "1001" and status/="0010") --condition not C status not C
155
             or( instr_cond = "1010"and status="0001") --condition V status V
156
             or( instr_cond = "1011" and status/="0001")) --condition not V status not V
157
158
             then
159
                                       <= '0';
                            instr_ce
                            status_ce
160
                                       <= '0';
161
                            acc ce
                                        <= '0';
162
                            pc_ce
                                        <= '1';
163
                                        <= '0';
                            rpc ce
164
                                       <= '0';
                            rx ce
                            ram_we
165
                                       <= '0';
166
                            sel_rf_din <= "10" ;
167
167
              elsif (instr_op="1000" ) then --LDA
168
                                         <= '0';
169
                             instr_ce
                                          <= '0';
170
                              status_ce
                                          <= '0';
171
                              acc ce
172
                              pc_ce
                                          <= '1';
                                          <= '0';
173
                              rpc ce
                                          <= '0';
174
                              rx ce
                              ram we
                                          <= '0';
175
                              sel_ram_addr<= '1';
176
                              sel_rf_din <= "10";
177
178
179
              elsif (instr_op="1001" ) then --STA
180
                             instr ce
                                          <= '0';
                                          <= '0';
181
                              status ce
                                          <= '0';
                              acc ce
182
                                          <= '1';
183
                              pc ce
                                          <= '0':
184
                              rpc ce
                                          <= '0';
185
                              rx ce
186
                              ram we
                                          <= '1';
187
                              sel_ram_addr<= '1';
188
                              sel rf din <= "10";
189
              elsif (instr op="1111" ) then --CAL
                                         <= '0';
190
                             instr ce
                              status_ce
                                          <= '0';
191
                                          <= '0';
192
                              acc ce
                                          <= '1';
193
                              rpc_ce
                                          <= '0';
194
                              rx ce
195
                              ram we
                                          <= '0';
196
                              sel rf din <= "10";
              elsif (instr_op="1100" or instr_op="1101" or instr_op="1110") then --JRP --JRN --JPR
197
198
                                          <= '0';
                              instr ce
                                          <= '0';
199
                              status ce
                                         <= '0';
200
                              acc_ce
                                          <= '0';
201
                              rpc_ce
                                          <= '0';
202
                              rx ce
203
                              ram we
                                          <= '0';
```

```
elsif( instr_updt='0' ) then
 205
                                              <= '0';
 206
                                instr ce
                                              <= '0';
 207
                                 status ce
 208
                                               <= '0';
                                 acc ce
 209
                                 pc_ce
                                               <= '1';
 210
                                 rpc_ce
                                               <= '0';
                                               <= 'O';
 211
                                 rx ce
                                              <= '0':
 212
                                 ram_we
                                 sel_rf_din <= "10";
 213
 214
                else
 215
                                              <= 'O' ;
                                 instr ce
 216
                                 status_ce <= '1';
 217
                                               <= '0' ;
 218
                                 acc ce
                                               <= '1' ;
 219
                                 pc ce
                                              <= '0'
 220
                                 rpc ce
 221
                                              <= '0';
                                 rx ce
 222
                                 ram_we
                                               <= '0' ;
 223
                                 sel_rf_din <= "10";
 224
                end if;
 225
          when st_store =>
                if not((instr_cond = "0001") --condition T
 226
                or( instr_cond = "0010" and status="1000")
or( instr_cond = "0011" and status/="1000")
 227
 228
                or(instr_cond = "0100"and not(status="1000"or status="0100"))
 229
                or(instr_cond = "0101"and (status="1000"or status="0100" or status="1100"))
or(instr_cond = "0110"and status="0100")
 230
 231
 232
                or( instr cond = "0111"and status/="0100")
                or( instr cond = "1000"and status="0010")
 233
                or( instr_cond = "1001"and status/="0010")
 234
                or( instr_cond = "1010"and status="0001")
 235
 236
                or( instr_cond = "1011"and status/="0001") )
 237
                then
                                instr_ce <= '0';
 238
                                 status_ce <= '0';
 239
                                              <= '0';
 240
                                 acc ce
                                               <= '0';
 241
                                 pc ce
                                              <= '0';
 242
                                 rpc ce
                                               <= '0';
 243
                                 rx ce
                                              <= '0';
 244
                                 ram we
245
                  elsif (instr_op="1100" or instr_op="1101" or instr_op="1110" or instr_op="1111" ) then
246
                 instr_ce
                            <= '0';
                            status_ce
                                       <= '0':
247
                                       <= '0';
248
                            acc ce
                                       <= '1';
249
                            pc ce
                                       <= '0';
250
                            rpc_ce
                                       <= '0';
251
                            rx_ce
                                       <= '0':
252
                            ram_we
                            sel_rf_din <= "00";
253
             elsif (instr_op="1011") then
254
                           <= '0':
255
                instr_ce
                                       <= '0':
256
                            status_ce
                                       <= '0';
257
                            acc ce
                                      <= '0';
258
                           pc ce
                                      <= '0';
259
                            rpc ce
                                      <= '1':
260
                           rx ce
                                       <= '0';
261
                            ram we
                            sel rf din <= "00";
262
             elsif (instr_op="1001") then
263
                           <= '0';
264
                instr ce
                           <= '0';
                 status_ce
265
                            <= '0';
266
                 acc ce
                                       <= '0';
267
                           pc ce
                                       <= '0';
268
                           rpc ce
                                       <= '0';
269
                            rx ce
                                       <= '0';
270
                           ram we
             elsif (instr_op="1000") then
271
                            <= '0';
272
                instr ce
273
                                       <= '0';
                            status ce
                                       <= '1';
274
                            acc ce
                                       <= '0';
275
                           pc ce
                                       <= '0';
276
                           rpc ce
                                      <= '0';
277
                            rx ce
                                      <= '0';
278
                           ram we
279
                            sel rf din <= "01";
```

```
280
             else
281
                              <= '0';
                 instr ce
282
                             status ce
                                          <= '0';
                                          <= '1';
283
                              acc ce
284
                             pc ce
                                          <= '0';
                                          <= '0';
285
                             rpc ce
286
                                          <= '0';
                             rx ce
287
                                         <= '0':
                             ram we
                             sel_rf din <= "00";
288
289
290
              end if;
291
         end case;
292
         end process;
293
294
295
         p2: process(clk, rst)
296
          begin
297
            if rst = '1' then
              state r <= st fetch1;
298
299
             elsif clk'event and clk = '1' then
300
               state r <= state 0;
301
             end if;
302
           end process p2;
303
304
         end arch;
```



10. processeur RISC☐ Le programme

```
14
         library ieee;
         use ieee.std_logic_1164.all;
15
16
         use ieee.std logic unsigned.all;
17
18
         entity proc is
          port ( clk : in std logic;
19
20
                   rst : in std logic;
21
22
                   ram_addr : out std_logic_vector(15 downto 0);
23
                   ram_din : out std_logic_vector(15 downto 0);
                   ram dout : in std logic vector(15 downto 0);
24
                   ram_we : out std_logic );
25
26
         end proc;
27
28
         architecture arch of proc is
29
30
          component control
31
             port ( clk : in std_logic;
                     rst : in std_logic;
32
33
                     status : in std_logic_vector(3 downto 0);
instr_cond : in std_logic_vector(3 downto 0);
instr_op : in std_logic_vector(3 downto 0);
34
35
36
37
                     instr updt : in std logic;
38
39
                     instr ce : out std logic;
                     status_ce : out std_logic;
40
41
                     acc_ce : out std_logic;
                              : out std_logic;
: out std_logic;
: out std_logic;
42
                     pc_ce
43
                     rpc ce
44
                     rx_ce
45
                     ram_we : out std_logic;
46
47
48
                     sel_ram_addr : out std_logic;
                     sel_op1 : out std_logic;
sel_rf_din : out std_logic_vector(1 downto 0) );
49
50
51
           end component;
52
```

```
54
         component alu
55
56
            port ( op : in std logic vector(3 downto 0);
57
                    il : in std logic vector(15 downto 0);
58
                    i2 : in std_logic_vector(15 downto 0);
                    o : out std logic vector(15 downto 0);
59
                    st : out std logic vector (3 downto 0) );
60
61
          end component;
62
63
64
65
          component status reg
          port ( clk : in std logic;
66
                  ce : in std logic;
67
                  rst : in std logic;
68
69
70
                   i : in std_logic_vector(3 downto 0);
71
                   o : out std_logic_vector(3 downto 0) );
72
          end component;
73
74
75
           component instr reg
           port ( clk : in std_logic;
    ce : in std_logic;
    rst : in std_logic;
76
77
78
79
80
                  instr : in std logic vector(15 downto 0);
81
                   cond : out std logic vector(3 downto 0);
82
                        : out std_logic_vector(3 downto 0);
                   updt : out std logic;
83
                       : out std_logic;
84
                   imm
                        : out std logic vector(5 downto 0) );
85
                   val
86
          end component;
87
```

```
88
 89
           component reg file
 90
             port ( clk : in std logic;
 91
                    rst : in std logic;
 92
 93
                    acc_out : out std_logic_vector(15 downto 0);
 94
                    acc ce : in std logic;
 95
 96
                    pc_out : out std_logic_vector(15 downto 0);
 97
                    pc_ce : in std_logic;
 98
                    rpc_ce : in std_logic;
99
100
                    rx_num : in std_logic_vector(5 downto 0);
101
                    rx_out : out std_logic_vector(15 downto 0);
102
                    rx_ce : in std_logic;
103
104
                    din : in std logic vector(15 downto 0) );
105
           end component;
106
107
108
109
         component mux2v1
                port (In0, In1: in std_logic_vector (15 downto 0);
110
111
              Sel: in std logic;
                            Z: out std_logic_vector (15 downto 0));
112
113
         end component;
114
115
         component mux3v1 -----
116
117
               Port ( in1 : in std_logic_vector (15 downto 0);
                     in2 : in std logic_vector (15 downto 0);
118
                     in3 : in std_logic_vector (15 downto 0);
119
120
                     sel :in std logic vector(1 downto 0);
                    o : out std logic vector (15 downto 0));
121
122
         end component;
123
125
          component incrementeur -----
126
              Port (in1: in STD LOGIC VECTOR (15 downto 0);
                     o : out STD_LOGIC_VECTOR (15 downto 0));
127
128
         end component;
129
130
         component reg
131
         port (clk :in std logic ;
132
            rst:in std logic ;
133
            i:in std logic vector(15 downto 0);
            ou :out std_logic_vector(15 downto 0));
134
135
         end component;
136
137
        signal stat,icond,iop,oia :std_logic_vector(3 downto 0);
138
         signal iupdt,iimm,i_ce,stat_ce,a_ce,p_ce,rp_ce,r_ce,sel_ram,sel_op :std_logic;
139
         signal sel rf :std logic vector(1 downto 0);
140
         signal op1,op2,res,acc,pc,rx,dreg,o1,o2,incresult,vall2,inc :std_logic_vector(15 downto 0);
141
         signal vall:std logic vector(5 downto 0);
142
```

```
143
         begin
144
145
         CU: control port map (clk,rst,stat,icond,iop,iupdt,i ce,stat ce,a ce,p ce,rp ce,r ce,ram we,sel ram,sel op,sel rf);
146
          --clk, rst, status ,instr cond, instr op, instr updt ,instr ce, status ce, acc ce , pc ce ,rpc ce,rx ce ,ram we,sel ram addr,sel op1 ,sel rf din
147
148
         RS: status reg port map(clk, stat ce, rst, oia, stat);
         -- clk ,ce ,rst,i,o
149
150
151
152
         RI:instr_reg port map(clk,i_ce,rst,ram_dout,icond,iop,iupdt,iimm,vall);
153
         ---clk , ce ,rst,instr ,cond ,op ,updt ,imm ,val
154
155
         BR:reg file port map(clk,rst,acc,a ce,pc,p ce,rp ce,vall,rx,r ce,dreg);
156
         --clk,rst,acc_out ,acc_ce ,pc_out ,pc_ce , rpc_ce , rx_num ,rx_out ,rx_ce ,din
157
158
         vall2<= "0000000000" &vall ;
159
        M1:mux2v1 port map (rx,vall2,iimm,o2); ----
160
         -- INO, In1, Sel, Z
161
162
         OP2R: reg port map (clk,rst,o2,op2); -----
163
         --clk , rst, i,ou
164
165
        M2:mux2v1 port map (acc,pc,sel op,o1);--o1=>ram din); -----
166
         -- INO, In1, Sel, Z
167
168
         OP1R: reg port map (clk,rst,o1,op1); -----
169
         --clk ,rst,i,ou
170
171
         AALU: alu port map (iop,op1,op2,res,oia);
172
         --op ,i1,i2 , o ,st
173
174
         INCR: incrementeur port map (pc,inc); -----
175
176
         RRES: reg port map (clk,rst,res,incresult); -----
177
178
         M3:mux3v1 port map (inc,incresult,ram dout,sel rf,dreg); -----
179
         --in1 ,in2,in3 ,sel ,o
180
181
         M4:mux2v1 port map(pc,op2,sel_ram,ram_addr);
```

