

Giao Tran

## Convert 1-bit ALU to 4-bit ALU and change ALU module instantiation in ALU top module from explicit name port connection to dot-star port connection

Alu\_top code

```
1 // N-bit ALU behavioral code
2 `timescale 1ns/1ps
3 module alu_top // Module start declaration
4 # (parameter N=4) // Parameter declaration
5 ( input logic clk, reset,
6   input logic[N-1:0] operand1, operand2,
7   input logic[1:0] operation,
8   output logic[N-1:0] result
9 );
10
11 // Local net declaration
12 logic[N-1:0] alu_out;
13
14 // Instantiation of module alu
15 alu #(N(N)) alu_instance(
16   .opnd1(operand1),
17   .opnd2(operand2),
18   .operation(operation),
19   .out(alu_out)
20 );
21
22 defparam alu_instance.N=4;
23
24 // Register alu output
25 always@(posedge clk or posedge reset) begin
26   if(reset == 1) begin
27     result <= 0;
28   end
29   else begin
30     result <= alu_out;
31   end
32 end
33 endmodule: alu_top // Module alu_top end declaration
```

alu code :

```
1 // 1-bit ALU behavioral code
2 `timescale 1ns/1ps
3 module alu // Module start declaration
4 # (parameter N=1) // Parameter declaration
5 (
6   input logic[N-1:0] opnd1, opnd2,
7   input logic[1:0] operation,
8   output logic[N-1:0] out
9 );
10 always@(opnd1 or opnd2 or operation)
11 begin
12   case(operation)
13     2'b00: out = opnd1 + opnd2;
14     2'b01: out = opnd1 - opnd2;
15     2'b10: out = opnd1 & opnd2;
16     2'b11: out = opnd1 | opnd2;
17   endcase
18 end
19 endmodule: alu
20
```


Testbench code:

```


1 //1-bit ALU testbench code
2 `timescale 1ns/1ps
3 module alu_top_testbench;
4 parameter N = 4;
5 logic clock, reset;
6 logic [N-1:0] operand1, operand2;
7 logic [N-1:0] result;
8 logic [1:0] operation;
9
10 // Instantiate design under test
11 alu_top #(N(N)) design_instance(
12     .clk(clock),
13     .reset(reset),
14     .operand1(operand1),
15     .operand2(operand2),
16     .operation(operation),
17     .result(result)
18 );
19
20 initial begin
21     // Initialize Inputs
22     reset = 1;
23     clock = 0;
24     operand1 = 0;
25     operand2 = 0;
26     operation = 0;
27
28     // Wait 20 ns for global reset to finish and start counter
29     #20ns;
30     reset = 0;
31
32     #20ns
33     operand1 = 0;
34     operand2 = 1;
35     operation = 0;
36
37     #20ns;
38     operand1 = 1;
39     operand2 = 1;
40     operation = 1;
41
42     #20ns;
43     operand1 = 1;
44     operand2 = 1;
45     operation = 2;
46
47     #20ns;
48     operand1 = 1;
49     operand2 = 0;
50     operation = 3;
51
52     // Wait for 10ns
53     #20ns;
54
55     // terminate simulation
56     $finish();
57 end
58
59 // Clock generator logic
60 always@(clock) begin
61     #10ns clock <= !clock;
62 end
63
64 // Print input and output signals
65 initial begin
66     $monitor(" time=%0t, clk=%b reset=%b operation=%d, operand1=%d, operand2=%d", $time, clock, reset, operation, operand1, operand2);
67 end
68 endmodule

```


### a. 1 bit alu RTL



### b. 1 bit alu Post mapping



### c. 1 bit alu Post fitting



### d. 1 bit alu Resource usage summary


	Resource	Usage
1	Estimated ALUTs Used	1
1	-- Combinational ALUTs	1
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	1
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	1
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	1
5	-- <=3 input functions	0
8		
9	Combinational ALUTs by mode	
1	-- normal mode	1
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	1
12		
13	Total registers	1
1	-- Dedicated logic registers	1
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	7
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	result[0]~reg0
21	Maximum fan-out	1
22	Total fan-out	15
23	Average fan-out	0.94

Number of ALUT: 1 (7 I/O pins)

Normal mode: 1

Number of Functions: 1 (4 input function)

e. 1 bit alu Waveform simulation and transcript



```

Transcript
# Errors: 0, Warnings: 0
# vsim work.alu_top_testbench
# Start time: 16:14:52 on Jan 26, 2021
# Loading sv_std.std
# Loading work.alu_top_testbench
# Loading work.alu_top
# Loading work.alu
add wave -position insertpoint sim:/alu_top_testbench/*
VSIM 10> run -all
# time=0, clk=0 reset=1 operation=0, operand1=0, operand2=0
# time=10000, clk=1 reset=1 operation=0, operand1=0, operand2=0
# time=20000, clk=0 reset=0 operation=0, operand1=0, operand2=0
# time=30000, clk=1 reset=0 operation=0, operand1=0, operand2=0
# time=40000, clk=0 reset=0 operation=0, operand1=0, operand2=1
# time=50000, clk=1 reset=0 operation=0, operand1=0, operand2=1
# time=60000, clk=0 reset=0 operation=1, operand1=1, operand2=1
# time=70000, clk=1 reset=0 operation=1, operand1=1, operand2=1
# time=80000, clk=0 reset=0 operation=2, operand1=1, operand2=1
# time=90000, clk=1 reset=0 operation=2, operand1=1, operand2=1
# time=100000, clk=0 reset=0 operation=3, operand1=1, operand2=0
# time=110000, clk=1 reset=0 operation=3, operand1=1, operand2=0
# ** Note: $finish : C:/Users/user/Desktop/ECE 111 HW/Lab2/Lab2/alu_top/alu_top_testbench.sv(56)
# Time: 120 ns Iteration: 0 Instance: /alu_top_testbench
# 1
# Break in Module alu_top_testbench at C:/Users/user/Desktop/ECE 111 HW/Lab2/Lab2/alu_top/alu_top_testbench.sv line 56

```

## Converting explicit name port connection to dot-star port connection

```
1 // N-bit ALU behavioral code
2 `timescale 1ns/1ps
3 module alu_top // Module start declaration
4 # (parameter N=1) // Parameter declaration
5 ( input logic clk, reset,
6   input logic[N-1:0] opnd1, opnd2,
7   input logic[1:0] operation,
8   output logic[N-1:0] result
9 );
10
11 // Local net declaration
12 logic[N-1:0] out;
13
14 // Instantiation of module alu
15 alu #(N(N)) alu_instance(. * );
16
17 // Register alu output
18 always@(posedge clk or posedge reset) begin
19   if(reset == 1) begin
20     result <= 0;
21   end
22   else begin
23     result <= out;
24   end
25 end
26 endmodule: alu_top // Module alu_top end declaration
```

We can convert to dot-star connection by matching inputs and outputs' names from the alu.sv file. Below are the changes:

- operand 1 → opnd 1
- operand 2 → opnd 2
- out\_alu → out
- Anything under instantiation of a module alu is replaced by .\*


## Convert 1-bit ALU to 4-bit ALU

```
1 // N-bit ALU behavioral code
2 `timescale 1ns/1ps
3 module alu_top // Module start declaration
4 # (parameter N=4) // Parameter declaration
5 ( input logic clk, reset,
6   input logic[N-1:0] operand1, operand2,
7   input logic[1:0] operation,
8   output logic[N-1:0] result
9 );
10
11 // Local net declaration
12 logic[N-1:0] alu_out;
13
14 // Instantiation of module alu
15 alu #(N(N)) alu_instance(
16   .opnd1(operand1),
17   .opnd2(operand2),
18   .operation(operation),
19   .out(alu_out)
20 );
21 defparam alu_instance.N=N;
22 // Register alu output
23 always@(posedge clk or posedge reset) begin
24   if(reset == 1) begin
25     result <= 0;
26   end
27   else begin
28     result <= alu_out;
29   end
30 end
31 endmodule: alu_top // Module alu_top end declaration
```


To convert 1 bit to 4 bit, change the parameter of alu\_top.sv and the testbench from 1 to 4; N=4. The snapshot above is in explicit name port connection, but the code will produce the same results in dot star connection.

## 4 bit alu\_top SystemVerilog design


### a. 4 bit alu RTL



### b. 4 bit alu Post mapping



### c. 4 bit alu Post fitting



d. Resource usage summary

	Resource	Usage
1	Estimated ALUTs Used	9
1	-- Combinational ALUTs	9
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	9
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	0
5	-- <=3 input functions	9
8		
9	Combinational ALUTs by mode	
1	-- normal mode	4
2	-- extended LUT mode	0
3	-- arithmetic mode	5
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	9
12		
13	Total registers	4
1	-- Dedicated logic registers	4
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	16
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	operation[0]~input
21	Maximum fan-out	9
22	Total fan-out	69
23	Average fan-out	1.53

Number of ALUT: 9 (16 I/O pins)

Normal mode: 4

Arithmetic mode: 5


Number of Functions: 9 (3 input function)

The usage table summary shows that there are nine 3 input functions even though the post map shows that 4 ALUT have 4 inputs. The reason for this is because the only operand 1, operand 2 and operation are counted as inputs why the “4th” input the carry in is not counted. The carry in is transferred from one ALUT to another, first enters in CIN in Adder 0~5 and exits at COUT, then enters a different ALUT. As the 9 ALUT, the 4 normal mode ALUT are used for logic applications and combinational functions such as



the AND and OR operation, while 5 arithmetic ALUT are used for addition, subtraction, and accumulation.


e. Waveform simulation and transcript




The waveform matches the expected results and operations. The 4 bit ALU decides its operation based on case commands, but this only applies when the clock is high (1). Operation 0 is addition, operation 2 is subtraction, operation 3 is AND function and operation 4 is the OR function; the results are dependent on which of these operations is performed.

## Homework 2B:


### a. counter\_4bit RTL



### b. counter\_4bit post mapping



### c. counter\_4bit post fitting



#### d. Testbench code

```
1 //4-bit counter testbench code
2 `timescale 1ns/1ns
3 module counter_4bit_testbench;
4 logic clock, reset;
5 logic [3:0] count_value;
6
7 // Instantiate design under test
8 counter_4bit #(.WIDTH(4)) design_instance(
9     .clk(clock),
10    .clear(reset),
11    .count(count_value)
12 );
13
14 initial begin
15     // Initialize Inputs
16     reset = 1;
17     clock = 0;
18
19     // Wait 10 ns for global reset to finish and start counter
20     #10;
21     reset = 0;
22
23     // Wait for 200ns and reset counter
24     #340ns;
25     reset=1;
26
27     // Wait for 20ns and start counter again
28     #20ns;
29     reset=0;
30
31     // Wait for 10ns
32     #100ns;
33
34     // terminate simulation
35     $finish();
36 end
37
38 // Clock generator logic
39 always@(clock) begin
40     #10ns clock <= !clock;
41 end
42
43 // Print input and output signals
44 initial begin
45     $monitor(" time=%0t, clear=%b clk=%b count=%d", $time, reset, clock, count_value);
46 end
47 endmodule
```

No changes were made in the testbench

e. Resource usage summary

	Resource	Usage
1	Estimated ALUTs Used	4
1	-- Combinational ALUTs	4
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	4
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	1
5	-- <=3 input functions	3
8		
9	Combinational ALUTs by mode	
1	-- normal mode	4
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	4
12		
13	Total registers	4
1	-- Dedicated logic registers	4
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	6
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	cnt_value[0]
21	Maximum fan-out	5
22	Total fan-out	32
23	Average fan-out	1.60

Number of ALUT: 4 (6 I/O pins)

Normal mode: 4

Number of Functions: 4

4 input functions: 1

=< 3 input functions: 3

f. Waveform simulation and transcript



Counter\_4bit explanation:

The output of one counter stage is connected to the clock input of the next counter stage and the counter only counts or increments when the clock is high, which is why the same number remains the same for 20 seconds.