

Homework 7a: Moore Mealy SystemVerilog FSM code for parity checker**a. Moore parity checker FSM code****1. SystemVerilog FSM code**

```
1 // Parity checker RTL Code
2 module parity_checker_moore(
3     input logic clk, rstn,
4     input logic in,
5     output logic out
6 );
7
8 // local parameter for odd and even parity
9 localparam EVEN=0, ODD=1;
10
11 // state variables
12 logic present_state, next_state;
13
14 // Sequential Logic for present state
15 always_ff@(posedge clk) begin
16     if (!rstn)
17         present_state<=0;
18     else
19         present_state=next_state;
20 end
21
22 // Combination Logic for Next State and Output
23 always@(present_state,in) begin
24     next_state = in^ present_state;
25
26     case (present_state)
27     EVEN:
28         out=0;
29     ODD:
30         out=1;
31     endcase
32 end
33 endmodule: parity_checker_moore
34
35
36
```

2. SystemVerilog FSM testbench code (Moore)

```
1 //parity generator testbench code
2 `timescale 1ns/1ns
3 module parity_checker_testbench;
4 logic clock, rstn;
5 logic in;
6 logic out;
7
8 // Instantiate design under test
9 parity_checker_moore DUT(
10 .clk(clock),
11 .rstn(rstn),
12 .in(in),
13 .out(out)
14 );
15
16 initial begin
17 // Initialize Inputs
18 rstn = 0;
19 clock = 0;
20 in = 0;
21
22 // Wait 20 ns for global reset to finish and start counter
23 #20;
24 rstn = 1;
25
26 // Drive random values to input signal in
27 for(int i=0; i<2; i++) begin
28 #20;
29 in = 1;
30 #20;
31 in = 0;
32 #80;
33 in = 1;
34 #40;
35 in = 0;
36 #20;
37 in = 1;
38 #40;
39 in = 0;
40 #20;
41 end
42
43 // terminate simulation
44 $finish();
45 end
46
47 // Clock generator logic
48 always@(clock) begin
49 #10ns clock <= !clock;
50 end
51 endmodule
```

b. Mealy parity checker FSM code

1. SystemVerilog FSM code

```
1  // Parity checker RTL Code
2  module parity_checker_mealy(
3      input logic clk, rstn,
4      input logic in,
5      output logic out
6  );
7
8      // state variables
9      enum logic[1:0] {EVEN=2'b00, ODD=2'b01} present_state, next_state;
10
11      // local variable to store output in always_comb block
12      logic out_t;
13
14      // Sequential Logic for present state
15      always_ff@(posedge clk) begin
16          if (!rstn) begin
17              present_state<= EVEN;
18              out<=0;
19          end
20
21          else begin
22              present_state<=next_state;
23              out<=out_t;
24          end
25      end
26
27      always_comb begin
28          case (present_state)
29              EVEN: begin
30                  if (in==1)begin
31                      next_state=ODD;
32                      out_t=1;
33                  end
34                  else begin
35                      next_state=EVEN;
36                      out_t=0;
37                  end
38              end
39
40              ODD: begin
41                  if (in==1)begin
42                      next_state=EVEN;
43                      out_t=0;
44                  end
45                  else begin
46                      next_state=ODD;
47                      out_t=1;
48                  end
49              end
50
51              default: begin
52                  out_t=0;
53                  next_state=EVEN;
54              end
55          endcase
56      end
57  endmodule: parity_checker_mealy
58
59
```


2. SystemVerilog FSM testbench code (Mealy)

```
1  //parity generator testbench code
2  `timescale 1ns/1ns
3  module parity_checker_mealy_testbench;
4  logic clock, rstn;
5  logic in;
6  logic out;
7
8  // Instantiate design under test
9  parity_checker_mealy DUT(
10     .clk(clock),
11     .rstn(rstn),
12     .in(in),
13     .out(out)
14 );
15
16 initial begin
17     // Initialize Inputs
18     rstn = 0;
19     clock = 0;
20     in = 0;
21
22     // Wait 20 ns for global reset to finish and start counter
23     #20;
24     rstn = 1;
25
26     // Drive random values to input signal in
27     for(int i=0; i<2; i++) begin
28         #20;
29         in = 1;
30         #20;
31         in = 0;
32         #80;
33         in = 1;
34         #40;
35         in = 0;
36         #20;
37         in = 1;
38         #40;
39         in = 0;
40         #20;
41     end
42
43     // terminate simulation
44     $finish();
45 end
46
47 // Clock generator logic
48 always@(clock) begin
49     #10ns clock <= !clock;
50 end
51 endmodule
```

c. Moore parity checker FSM state transition diagram and table

1. State transition diagram

Moore



2. State transition table


Present state		input	next state	Out
Even	0	0	even 0	0
Even	0	1	odd 1	0
Odd	1	0	odd 1	1
Odd	1	1	even 0	1

$$\text{out} = \text{present_state}$$

$$\text{next_state} = \text{In} \wedge \text{present_state}$$

d. Mealy parity checker FSM state transition diagram and table

1. State transition diagram




2. State transition table


Present state	In	Next state	Out
Even	0	Even	0
Even	1	odd	1
odd	0	odd	1
odd	1	Even	0

e. Moore schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic



4. Resource usage table (Moore)


	Resource	Usage
1	Estimated ALUTs Used	1
1	-- Combinational ALUTs	1
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	1
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	1
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	0
5	-- <=3 input functions	1
8		
9	Combinational ALUTs by mode	
1	-- normal mode	1
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	1
12		
13	Total registers	1
1	-- Dedicated logic registers	1
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	4
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	present_state
21	Maximum fan-out	2
22	Total fan-out	10
23	Average fan-out	1.00

Number of ALUT: 1 (4 I/O pins)


Number of Functions: 1 (3 input functions)

f. Mealy schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic




4. Resource usage table (Mealy)

	Resource	Usage
1	Estimated ALUTs Used	1
1	-- Combinational ALUTs	1
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	2
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	1
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	0
5	-- <=3 input functions	1
8		
9	Combinational ALUTs by mode	
1	-- normal mode	1
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	2
12		
13	Total registers	2
1	-- Dedicated logic registers	2
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	4
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	present_state~4
21	Maximum fan-out	2
22	Total fan-out	12
23	Average fan-out	1.09

Number of ALUT: 1 (4 I/O pins)


Number of Functions: 1 (3 input functions)

g. Moore simulation waveform and explanation



If the number of 1 bits is even, the output “out” will give out 1 bit, but if the number of 1 bits is odd, then the output would be 0; the parity checker only has 1 input per clock cycle. Notice that the output wave is synchronous, this means the output responds to the changes in the input only at positive clock signal (in this case).

h. Mealy simulation waveform and explanation



The output waveform is the same for both Mealy and Moore machines because they describe the same process. However, to achieve this the Mealy machine must register its output so that the output of Mealy can be synchronous, otherwise the output as soon as the input changes.

Homework 7b: Moore Mealy SystemVerilog FSM code for Vending Machine

a. Moore parity checker FSM code

1. SystemVerilog FSM code

```
1  // Vending Machine RTL Code
2  module vending_machine_moore(
3      input logic clk, rstn,
4      input logic N, D,
5      output logic open);
6
7      // state variables and state encoding parameters
8      parameter[3:0] CENTS_0=0, CENTS_5=1, CENTS_10=2, CENTS_15=3;
9      logic[3:0] present_state, next_state;
10
11     // Sequential Logic for present state
12     always_ff@(posedge clk) begin
13         if (!rstn) begin
14             present_state <= 0;
15             present_state[CENTS_0] <= 1'b1;
16         end
17         else
18             present_state <= next_state;
19     end
20
21     // Combination Logic for Next State and Output
22     always_comb begin
23         // default values to avoid latches for next_state since partial bits of next_state
24         // are assigned inside case if statements
25         next_state = 4'b0;
26         open = 1'b0;
27
28         // use of priority before case, since case(1'b1) has multiple possible case item
29         // matching, priority enforces priority encoding of case items in order it is specified
30         priority case(1'b1)
31             present_state[CENTS_0]: begin
32                 open = 0;
33                 if(N==1) next_state[CENTS_5] = 1'b1;
34                 else if(D==1) next_state[CENTS_10] = 1'b1;
35                 else next_state[CENTS_0] = 1'b1;
36             end
37             present_state[CENTS_5]: begin
38                 open = 0;
39                 if (N==1) next_state[CENTS_10]=1'b1;
40                 else if (D==1) next_state[CENTS_15]=1'b1;
41                 else next_state[CENTS_5] = 1'b1;
42             end
43             present_state[CENTS_10]: begin
44                 open=0;
45                 if (N==1) next_state[CENTS_15]=1'b1;
46                 else if (D==1) next_state[CENTS_15]=1'b1;
47                 else next_state[CENTS_10] = 1'b1;
48             end
49             present_state[CENTS_15]: begin
50                 open =1;
51                 next_state[CENTS_0]=1'b1;
52             end
53         default: begin
54             next_state[CENTS_0]=1'b1;
55         end
56     endcase
57 end
58 endmodule: vending_machine_moore
59
60
```

2. SystemVerilog FSM testbench code (Moore)

```
1 //vending machine testbench code
2 `timescale 1ns/1ns
3 module vending_machine_moore_testbench;
4 logic clock, rstn;
5 logic N, D, open;
6
7 // Instantiate design under test
8 vending_machine_moore DUT(
9     .clk(clock),
10    .rstn(rstn),
11    .N(N),
12    .D(D),
13    .open(open)
14 );
15
16 initial begin
17     // Initialize Inputs
18     rstn = 0;
19     clock = 0;
20     N = 0;
21     D = 0;
22
23     // Wait 20 ns for global reset to finish and start counter
24     #20;
25     rstn = 1;
26
27     // Drive N, D
28     #20;
29     N = 1;
30     D = 0;
31     #20;
32     N = 0;
33     D = 1;
34     #20;
35     N = 0;
36     D = 0;
37     rstn = 0;
38     #40;
39     rstn = 1;
40     #20;
41     N = 1;
42     D = 0;
43     #20;
44     N = 1;
45     D = 0;
46     #20;
47     N = 1;
48     D = 0;
49     #20;
50     N = 0;
51     D = 0;
52     rstn = 0;
53     #40;
54     rstn = 1;
55     #20;
56     N = 1;
57     D = 0;
58     #20;
59     N = 1;
60     D = 0;
61     #20;
62     N = 0;
63     D = 1;
64     #20;
65     N = 0;
66     D = 0;
67     rstn = 0;
68     #40;
69     rstn = 1;
70     #20;
71     N = 0;
72     D = 1;
73     #20;
74     N = 1;
75     D = 0;
76     #20;
77     N = 0;
78     D = 0;
79     rstn = 0;
80     #40;
81     rstn = 1;
82     #20;
83
84     // terminate simulation
85     $finish();
86 end
87
88 // Clock generator logic
89 always@(clock) begin
90     #10ns clock <= !clock;
91 end
92 endmodule
```

b. Mealy parity checker FSM code

1. SystemVerilog FSM code

```
1  // Vending Machine RTL Code
2  module vending_machine_mealy(
3      input logic clk, rstn,
4      input logic N, D,
5      output logic open);
6
7      // state encoding and state variables
8      parameter [3:0] CENTS_0=0, CENTS_5=1, CENTS_10=2, CENTS_15=3;
9      logic [3:0] present_state, next_state;
10
11
12     // Note : output open is not registered in this example for students to compare moore
13     // and mealy machine waveform and see what is the different between mealy and moore
14     // remember we learnt in class that mealy reacts immediately to change in input !!
15
16     // Sequential Logic for present state
17     always_ff@(posedge clk) begin
18         if(!rstn) begin
19             present_state <= 0;
20             present_state[CENTS_0] <= 1'b1;
21         end
22         else begin
23             present_state <= next_state;
24         end
25     end
26
27     // Note : output open is not registered in this example for students to compare moore
28     // and mealy machine waveform and see what is the different between mealy and moore
29     // remember we learnt in class that mealy reacts immediately to change in input !!
30     // Combination Logic for Next State and Output
31     always_comb begin
32         next_state = 4'b0;
33     end
34
35     priority case(1'b1)
36         present_state[CENTS_0]:
37             begin
38                 if(N==1) begin
39                     next_state[CENTS_5] = 1'b1;
40                     open=0;
41                 end
42                 else if(D==1) begin
43                     next_state[CENTS_10] = 1'b1;
44                     open=0;
45                 end
46                 else begin
47                     next_state[CENTS_0] = 1'b1;
48                     open=0;
49                 end
50             end
51         present_state[CENTS_5]:
52             begin
53                 if (N==1) begin
54                     next_state[CENTS_10]=1'b1;
55                     open=0;
56                 end
57                 else if (D==1) begin
58                     next_state[CENTS_15]=1'b1;
59                     open=1;
60                 end
61                 else begin
62                     next_state[CENTS_5] = 1'b1;
63                     open=0;
64                 end
65             end
66     end
67 end
```

```

68         end
69
70     present_state[CENTS_10]:
71     begin
72         if (N==1) begin
73             next_state[CENTS_15]=1'b1;
74             open=1;
75         end
76
77         else if (D==1) begin
78             next_state[CENTS_15]=1'b1;
79             open=1;
80         end
81
82         else begin
83             next_state[CENTS_10] = 1'b1;
84             open=0;
85         end
86     end
87
88
89     present_state[CENTS_15]:
90     begin
91         open=1;
92         next_state[CENTS_0]=1'b1;
93     end
94
95     default: begin
96         open=0;
97         next_state[CENTS_0]=1'b1;
98     end
99
100 endcase
101 end
102 endmodule: vending_machine_mealy
103


```

2. SystemVerilog FSM testbench code (Moore)

```
1 //vending machine testbench code
2 `timescale 1ns/1ns
3 module vending_machine_moore_testbench;
4 logic clock, rstn;
5 logic N, D, open;
6
7 // Instantiate design under test
8 vending_machine_mealy DUT(
9     .clk(clock),
10    .rstn(rstn),
11    .N(N),
12    .D(D),
13    .open(open)
14 );
15
16 initial begin
17     // Initialize Inputs
18     rstn = 0;
19     clock = 0;
20     N = 0;
21     D = 0;
22
23     // Wait 20 ns for global reset to finish and start counter
24     #20;
25     rstn = 1;
26
27     // Drive N, D
28     #20;
29     N = 1;
30     D = 0;
31     #20;
32     N = 0;
33     D = 1;
34     #20;
35     N = 0;
36     D = 0;
37     rstn = 0;
38     #40;
39     rstn = 1;
40     #20;
41     N = 1;
42     D = 0;
43     #20;
44     N = 1;
45     D = 0;
46     #20;
47     N = 1;
48     D = 0;
49     #20;
50     N = 0;
51     D = 0;
52     rstn = 0;
53     #40;
54     rstn = 1;
55     #20;
56     N = 1;
57     D = 0;
58     #20;
59     N = 1;
60     D = 0;
61     #20;
62     N = 0;
63     D = 1;
64     #20;
65     N = 0;
66     D = 0;
67     rstn = 0;
68     #40;
69     rstn = 1;
70     #20;
71     N = 0;
72     D = 1;
73     #20;
74     N = 1;
75     D = 0;
76     #20;
77     N = 0;
78     D = 0;
79     rstn = 0;
80     #40;
81     rstn = 1;
82     #20;
83
84     // terminate simulation
85     $finish();
86 end
87
88 // Clock generator logic
89 always@(clock) begin
90     #10ns clock <= !clock;
91 end
92 endmodule
```


c. Moore Vending MachineFSM state transition diagram and table

1. FSM state transition diagram




2. FSM state transition table

Vending Machine State Transition Table

inputs						outputs				
state[3]	state[2]	state[1]	state[0]	D	N	next[3]	next[2]	next[1]	next[0]	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	x	x	x	x	x
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	0
				1	1	x	x	x	x	x
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	0
				1	0	1	0	0	0	0
				1	1	x	x	x	x	x
1	0	0	0	x	x	1	0	0	0	1

d. Mealy Vending Machine FSM state transition diagram and table

1. FSM state transition diagram




2. FSM state transition table


state[3]	state[2]	state[1]	state[0]	D	N	next[3]	next[2]	next[1]	next[0]	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	x	x	x	x	x
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	1
				1	1	x	x	x	x	x
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	1
				1	0	1	0	0	0	1
				1	1	x	x	x	x	x
1	0	0	0	x	x	1	0	0	0	1

e. Moore schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic



4. Resource Usage table (Moore)

	Resource	Usage
1	Estimated ALUTs Used	5
1	-- Combinational ALUTs	5
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	3
1	-- Due to unpartnered combinational logic	3
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	5
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	3
3	-- 5 input functions	1
4	-- 4 input functions	1
5	-- <=3 input functions	0
8		
9	Combinational ALUTs by mode	
1	-- normal mode	5
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	8
12		
13	Total registers	4
1	-- Dedicated logic registers	4
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	5
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	present_state[1]
21	Maximum fan-out	5
22	Total fan-out	41
23	Average fan-out	2.16

Number of ALUT: 5 (5 I/O pins)

Number of Functions: 5


3 (6 input functions)

1 (5 input functions)


1 (4 input functions)

f. Mealy schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic



4. Resource Usage table (Mealy)

	Resource	Usage
1	Estimated ALUTs Used	5
1	-- Combinational ALUTs	5
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	4
1	-- Due to unpartnered combinational logic	4
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	5
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	4
3	-- 5 input functions	1
4	-- 4 input functions	0
5	-- <=3 input functions	0
8		
9	Combinational ALUTs by mode	
1	-- normal mode	5
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	9
12		
13	Total registers	4
1	-- Dedicated logic registers	4
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	5
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	present_state[1]
21	Maximum fan-out	5
22	Total fan-out	43
23	Average fan-out	2.26


Number of ALUT: 5 (5 I/O pins)

Number of Functions: 5

4 (6 input functions)


1 (5 input functions)

g. Moore simulation waveform and explanation



The vending machine only takes nickels and dimes, and only opens when there is a total of 15 cents, then the machine resets. In the Moore machine we can see that the output is synchronous since it only changes at the positive clock signal.

h. Mealy schematic and usage table



Notice that since we did not register the output in the Mealy machine, the output changes as soon as the input changes. Other than that, the output should be the same as the Moore machine because both describe the same process.

Homework 7c: SystemVerilogRTL model for N-bit Integer Multiplier

a. Design code

```
1  `timescale 1ns/1ps
2  //`include "carry_lookahead_adder.sv"
3  module integer_multiplier
4  # (parameter N=4)
5  (
6      input clock, reset, start,
7      input logic[N-1:0] multiplicand, multiplier,
8      output logic[(2*N):0] product,
9      output logic done
10 );
11
12 logic [$clog2(N)-1:0] count;
13 logic[N-1:0] load_reg;
14 logic[(2*N):0] shift_reg;
15
16 logic[N-1:0] add_operand1, add_operand2;
17 logic[N:0] sum;
18
19 enum logic[2:0]{
20     IDLE           = 3'b000,
21     INITIALIZE     = 3'b001,
22     TEST           = 3'b010,
23     ADD            = 3'b011,
24     SHIFT_AND_COUNT = 3'b100,
25     DONE           = 3'b101
26 } next_state;
27
28
29
30 carry_lookahead_adder #(N(N)) adder_inst(
31     .A (add_operand1),
32     .B (add_operand2),
33     .result(sum),
34     .CIN(0)
35 );
36
37 always_ff@(posedge clock, posedge reset) begin
38     if(reset) begin
39         count <= 0;
40         next_state <= IDLE;
41         load_reg <= 0;
42         shift_reg <= 0;
43     end
44     else begin
45         case(next_state)
46             IDLE: begin
47                 count<=0;
48                 load_reg<=0;
49                 shift_reg<=0;
50                 if(start==1) begin
51                     next_state<=INITIALIZE;
52                 end
53             end
54             else begin
55                 next_state<=IDLE;
56             end
57         end
58
59         INITIALIZE: begin
60             shift_reg <= {1'b0, {N{1'b0}}, multiplier};
61             count<=0;
62             next_state<=TEST;
63             load_reg<=multiplicand;
64         end
65
66         TEST: begin
67             if(shift_reg[0] == 1'b1) begin
68                 next_state<=ADD;
69             end
70         end
71     end
72 end
```




```


70         add_operand1<=load_reg;
71         add_operand2<=shift_reg[(2*N)-1:N];
72
73     end
74     else begin
75         add_operand1<=0;
76         next_state<=SHIFT_AND_COUNT;
77         add_operand2<=shift_reg[(2*N)-1:N];
78     end
79 end
80
81 ADD: begin
82     shift_reg <= {sum, shift_reg[N-1:0]};
83     next_state<=SHIFT_AND_COUNT;
84 end
85
86 SHIFT_AND_COUNT: begin
87     shift_reg<=shift_reg>>1;
88     count<=count+1;
89
90     if(count == N-1) begin
91         next_state<=DONE;
92     end
93     else begin
94         next_state<=TEST;
95     end
96 end
97
98 end
99
100 DONE: begin
101     next_state <= IDLE;
102 end
103 endcase
104 end
105 end
106
107 assign done = (next_state == DONE) ? 1 : 0;
108
109 assign product = (next_state == DONE) ? shift_reg : 0;
110
111 endmodule: integer_multiplier
112
113

```

b. RTL schematic



c. FSM diagram




d. Resource usage summary

	Resource	Usage
6	Total combinational functions	43
7	▼ Combinational ALUT ...by number of inputs	
1	-- 7 input functions	1
2	-- 6 input functions	2
3	-- 5 input functions	2
4	-- 4 input functions	10
5	-- <=3 input functions	28
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	42
2	-- extended LUT mode	1
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	47

12		
13	▼ Total registers	29
1	-- Dedicated logic registers	29
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	21
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	cloc...nput
21	Maximum fan-out	29
22	Total fan-out	257
23	Average fan-out	2.25

e. Simulation waveform, transcript, and explanations



```
# Top level modules:
#   integer_multiplier_testbench
# End time: 11:29:15 on Mar 21, 2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ModelSim> vsim work.integer_multiplier_testbench
# vsim work.integer_multiplier_testbench
# Start time: 11:29:18 on Mar 21, 2021
# Loading sv_std.std
# Loading work.integer_multiplier_testbench
# Loading work.integer_multiplier
# Loading work.carry_lookahead_adder
# Loading work.fulladder
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'CIN'. The port definition is at: C:/Users/user/Desktop/ECE 111 HW/Homework7/Lab7/integer_multiplier/carry_lookahead_adder.sv(5).
# Time: 0 ps Iteration: 0 Instance: /integer_multiplier_testbench/design_instance/adder_inst File: C:/Users/user/Desktop/ECE 111 HW/Homework7/Lab7/integer_multiplier/integer_multiplier.s
v Line: 41
add wave -position insertpoint sim:/integer_multiplier_testbench/*
VSI6> run -all
# time=260000 Multiplicand=11 Multiplier=13 Product=143 Done=1 Correct Result
#
# time=500000 Multiplicand= 8 Multiplier= 4 Product= 32 Done=1 Correct Result
#
# time=760000 Multiplicand= 7 Multiplier= 9 Product= 63 Done=1 Correct Result
#
# ** Note: $finish : C:/Users/user/Desktop/ECE 111 HW/Homework7/Lab7/integer_multiplier/integer_multiplier_testbench.sv(99)
# Time: 980 ns Iteration: 0 Instance: /integer_multiplier_testbench
# 1
# Break in Module integer_multiplier_testbench at C:/Users/user/Desktop/ECE 111 HW/Homework7/Lab7/integer_multiplier/integer_multiplier_testbench.sv line 99
```

Explanation: The integer multiplier multiplies N bits binary values by utilizing the add and shift algorithm. When we have two binary values, we first multiply the values normally; $0 \times 0 = 0$, $0 \times 1 = 0$, $1 \times 0 = 0$, $1 \times 1 = 1$. Then we add all the binary values together using the carry_lookahead_adder and the shift register because binary values are shifted in addition. Looking at the waveform, we can see that product calculation does not begin until “start” is high, while, “done” is only high when the final product values are calculated. In the waveform we have three examples:

Binary to decimal

1011 => 11

1101 => 13

11x13= 143 (matches transcript)

1000=> 8

0100=> 4

8x4=32 (matches transcript)

0111=> 7

1001=> 9

7x9=63 (matches transcript)