Homework 8a: SystemVerilog FSM code for Uart Receive

a) Design code

```
// UART RX RTL Code
     module uart_rx #(parameter NUM_CLKS_PER_BIT=16)
     (input logic clk, rstn, input logic rx, // input serial incoming data
      output logic done, // indicates 8-bit serial data is converted into 8-bit parallel data and available on dout port output logic [7:0] dout // 8-bit parallel data output
     // count variable
     logic [$clog2(NUM_CLKS_PER_BIT)-1:0] count;
     // state encoding and state variable
     enum logic[3:0]{
       RX IDLE
        RX START BIT = 4'b0001,
        RX_DATA_BIT0 = 4'b0010,
       RX_DATA_BIT1 = 4'b0011,
RX_DATA_BIT2 = 4'b0100,
18
        RX_DATA_BIT3 = 4'b0101,
19
        RX_DATA_BIT4 = 4'b0110,
        RX_DATA_BIT5 = 4'b0111',
       RX_DATA_BIT6 = 4'b1000,
RX_DATA_BIT7 = 4'b1001,
       RX\_STOP\_BIT = 4'b1010} state;
2.5
26
     // FSM with single always block for next state,
     // present state flipflop and output logic
     always_ff@(posedge clk) begin
30
      if(!rstn) begin
31
        done \leq 0;
32
         count <= 0;
         dout <= 0;
33
34
         state <= RX IDLE;
35
      end
      else begin
36
          case (state)
             RX_IDLE: begin
                 done \leq 0;
                  count <= 0;
                  dout <= 0;
                  // Wait for rx = 0 indicating start bit
             if(rx == 0) state <= RX_START_BIT;</pre>
             else state <= RX IDLE;</pre>
             RX START BIT: begin
                  // sample start bit value at mid-point, for start bit counter
             // value = 7 is midpoint
                  // wait for rx to transition from 1 to 0 \,
                  if(rx == 0 && count == ((NUM_CLKS_PER_BIT-1)/2)) begin
51
                       done <= 0;
                       state <= RX_DATA_BIT0;
                       count <= 0;
53
                       dout <= 0;
55
                  end else begin
                       count <= count + 1;
57
58
          end
              RX_DATA_BIT0: begin
if (count==NUM_CLKS_PER_BIT-1)
59
60
61
                        begin
                             count <= 0;
                             dout[0]<=rx;
                             state<=RX_DATA_BIT1;
                             done \le 0;
                        end
                   else
                        begin
```


```
count <= count +1;
                         end
 70
 71
72
                end
 73
                RX DATA BIT1: begin
                    if (count == NUM CLKS PER BIT-1)
 75
76
                         begin
                              count <= 0;
 77
                              dout[1] \le rx;
 78
                              state<=RX DATA BIT2;
 79
                              done<=0;
 80
                         end
 81
                     else
 82
                         begin
 83
                              count <= count +1;
 84
                         end
 85
 86
                RX_DATA_BIT2: begin
    if (count==NUM_CLKS_PER_BIT-1)
 87
 88
 89
                         begin
 90
                              count <= 0;
 91
                              dout[2]<=rx;</pre>
 92
                              state<=RX_DATA_BIT3;
 93
                              done \le 0;
                         end
 94
 95
                     else
 96
 97
                              count <= count +1;
 98
                         end
 99
                end
101
                RX_DATA_BIT3: begin
                    if (count==NUM_CLKS_PER_BIT-1)
102
103
                         begin
                              count <= 0;
104
                              dout[3]<=rx;</pre>
105
106
                              state<=RX_DATA_BIT4;</pre>
107
                              done \le 0;
108
                         end
109
                     else
110
                         begin
                              count<=count+1;</pre>
111
                         end
112
113
                end
114
115
                RX DATA BIT4: begin
                    if (count==NUM_CLKS_PER_BIT-1)
116
117
                         begin
                              count <= 0;
118
119
                              dout[4]<=rx;</pre>
120
                              state<=RX_DATA_BIT5;
121
                              done \le 0;
                         end
122
123
                     else
                         begin
124
125
                              count<=count+1;</pre>
                         end
126
127
                end
128
                RX_DATA_BIT5: begin
129
                    if (count==NUM_CLKS_PER_BIT-1)
130
131
                         begin
132
                              count <= 0;
133
                              dout[5]<=rx;</pre>
                              state<=RX_DATA_BIT6;
134
135
                              done \le 0;
136
                         end
137
                     else
```

```
138
                         begin
139
                             count <= count +1;
                         end
140
141
                end
142
                RX_DATA_BIT6: begin
    if (count==NUM_CLKS_PER_BIT-1)
143
144
                         begin
145
146
                              count <= 0;
147
                              dout[6]<=rx;</pre>
148
                              state<=RX_DATA_BIT7;
                              done<=0;
149
150
                         end
151
152
                         begin
153
                             count <= count +1;
                         end
154
155
                end
156
                RX_DATA_BIT7: begin
    if (count==NUM_CLKS_PER_BIT-1)
157
158
                         begin
159
                              count <= 0;
160
161
                              dout[7] \le rx;
162
                              state<=RX_STOP_BIT;
163
                              done<=0;
164
                         end
165
                     else
166
                         begin
167
                              count <= count +1;
                         end
168
169
                end
170
                 RX_STOP_BIT: begin
   if (count==NUM_CLKS_PER_BIT-1)
171
172
173
                         begin
                              count <= 0;
174
175
                              state<=RX_IDLE;
176
                              done = 1;
177
                         end
178
                     else
179
                         begin
180
                              count <= count +1;
181
182
                end
183
                default: begin
184
185
                    state<=RX IDLE;
186
187
188
189
            endcase
        end
190
191
192
      endmodule: uart_rx
193
194
```


195

b) FSM diagram


State Diagram



c) Simulation waveform and explanations




Close up waveform is below




Explanations:

When the receiving UART detects the "start bit", which is indicated when the serial incoming data "rx" goes from 1 to 0. When a "start bit" is detected, the UART begins to read the incoming bits. Since the UART doesn't have a clock signal to synchronize the transmitter and receiver, the receiver uses its internal clock signal to sample the data in the middle of each bit period. In this case the receiver waits 8 clock cycles to establish a sampling point at the middle of the start bit, then another 16 clock cycles to bring it at the middle of the first data bit "bit 0" as shown below.



When all 8 bits are sampled and stored, "done" is high to indicate that the serial data is converted into parallel data and available at "dout". A "stop bit" is signaled to put the sampling of data at the "idle" state again. The "dout" of the receiver should match the converted parallel bytes.



Resource summary and transcript

	Resource	Usage
1	Estimated ALUTs Used	32
1	Combinational ALUTs	32
2	Memory ALUTs	0
3	LUT_REGs	0
2	Dedicated logic registers	24
3		
4	Estimated ALUTs Unavailable	15
1	Due to unpartnered combinational logic	15
2	Due to Memory ALUTs	0
5		
6	Total combinational functions	32
7	Combinational ALUT usage by number of inputs	
1	7 input functions	1
2	6 input functions	14
3	5 input functions	4
4	4 input functions	9
5	<= 3 input functions	4
8		
9	Combinational ALUTs by mode	
1	normal mode	31
2	extended LUT mode	1
3	arithmetic mode	0
4	shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	47
12	7 0 1	
13	Total registers	24
1	Dedicated logic registers	24
2	I/O registers	0
3	LUT_REGs	0
14		
15		
16	I/O pins	12
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	24
22	Total fan-out	237

	Resource	Usage
23	Average fan-out	2.96

• Number of ALUT: 32 (12 I/O pins)

• Number of functions: 32

o 1 (7 input functions)

o 14 (6 input functions)

o 4 (5 input functions)

o 9 (4 input functions)

4 (3 input functions)

• Total registers: 24

```
# Top level modules:
# uart_rx_testbench
# End time: 01:35:11 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ModeSimb voim work.uart_rx_testbench
# vsim work.uart_rx_testbench
# vsim work.uart_rx_testbench
# Start time: 01:35:17 on Mar 07,2021
# Loading work.uart_rx_testbench
# Loading work.uart_rx_testbench
# Loading work.uart_rx_testbench
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_rx_testbench/*
VSIM6>run -all
# Test Passed - Correct Byte Received time= 3200 expected=a5 actual=a5
# Test Passed - Correct Byte Received time= 6400 expected=a8 actual=a8
# Test Passed - Correct Byte Received time= 9600 expected=a8 actual=a8
# Test Passed - Correct Byte Received time= 12800 expected=ab actual=ae
# ** Note: $finish : //amznfsx7umcv4bw.AD.UCSD.EDU/share/users/ghtran/Desktop/Homework8/Lab8/uart_top/uart_rx/uart_rx_testbench.sv(91)
# Time: 13620 ns Iteration: 0 Instance: /uart_rx_testbench
```


Break in Module uart_rx_testbench at //amznfsx7umcv4bw.AD.UCSD.EDU/share/users/ghtran/Desktop/Homework8/Homework8/Lab8/uart_top/uart_rx/uart_rx_testbench.sv line 91

Homework 8b: Create Uart Tx-Rx communication system

a) Design code

```
1
     // UART TX RTL Code
     module uart top #(parameter NUM CLKS PER BIT=16)
 3
     (input logic tx clk, tx rstn, rx clk, rx rstn,
 4
     input logic[7:0] tx din,
 5
     input logic tx start,
 6
     output logic tx done, rx done,
 7
     output logic[7:0] rx dout);
 8
 9
     // wire to connect output of uart tx "tx" signal to
10
11
     // uart rx "rx" signal
12
     logic serial data bit;
13
14
     // Instantiate uart transmitter module
15
    uart tx inst0 (
16
         .clk(tx clk),
17
         .rstn(tx rstn),
18
         .start(tx start),
19
         .din(tx din),
20
         .tx(serial data bit),
21
         .done(tx done)
22
    );
23
24
25
     // Instantiate uart receiver module
26 uart rx inst1 (
27
         .clk(rx clk),
28
         .rstn(rx rstn),
29
         .rx(serial data bit),
30
         .dout (rx dout),
31
         .done(rx done)
32
     );
33
34
     endmodule: uart top
35
36
37
```

b) Simulation waveform and explanations



Explanations:

The UART tx-rx system takes bytes of data and transits individual bits sequentially in which the output of the tx is fed into the input of the rx. Then the rx re-assembles the bits into complete parallel bytes. Thus, "din" the input of tx should match "byte_data" which is the converted 8 bit parallel data from the output of rx, "dout". Notice that when every 8 bits is sampled and stored, indicated when "done=1", the output of rx "dout" matches the byte value of tx and data bytes, this is how we know the datas have been sampled and matched correctly.

c) Resource summary and transcript

	Resource	Usage
1	Estimated ALUTs Used	52
1	Combinational ALUTs	52
2	Memory ALUTs	О
3	LUT_REGs	О
2	Dedicated logic registers	38
3		
4	Estimated ALUTs Unavailable	23
1	Due to unpartnered combinational logic	23
2	Due to Memory ALUTs	О
5		
6	Total combinational functions	52
7	Combinational ALUT usage by number of inputs	
1	7 input functions	3
2	6 input functions	20
3	5 input functions	10
4	4 input functions	13
5	<= 3 input functions	6
8		
9	Combinational ALUTs by mode	
1	normal mode	49
2	extended LUT mode	3
3	arithmetic mode	О
4	shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	75
12		
13	Total registers	38
1	Dedicated logic registers	38
2	I/O registers	o
3	LUT REGs	0
14		
15		
16	I/O pins	23
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	rx_clk~input
21	Maximum fan-out	24

	Resource	Usage
23	Average fan-out	2.81

• Number of ALUT: 52 (23 I/O pins)

• Number of functions: 52

o 3 (7 input functions)

o 20 (6 input functions)

o 10 (5 input functions)

13 (4 input functions)

o 6 (3 input functions)

Total registers: 38

```
# Top level modules:
# uart_top_testbench
# End time: 21:53:19 on Mar 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
ModeSim> vsim work.uart_top_testbench
# vsim work.uart_top_testbench
# vsim work.uart_top_testbench
# Start time: 21:53:24 on Mar 07,2021
# Loading sv_std.std
# Loading work.uart_top_testbench
# Loading work.uart_top_testbench
# Loading work.uart_top
# Loading work.uart_trx
add wave -position insertpoint sim:/uart_top_testbench/*
VSIM6> run -all
# Test Passed - Correct Byte Received time= 3070 expected=a5 actual=a5
# Test Passed - Correct Byte Received time= 6430 expected=a8 actual=a8
# Test Passed - Correct Byte Received time= 9710 expected=a8 actual=a8
# Test Passed - Correct Byte Received time= 12990 expected=ae actual=ae
# ** Note: $finish : //emanfax7umcv4bw.AD.UCSD.EDU/share/users/ghtran/Desktop/Homework8/Lab8/uart_top/uart_top_testbench.sv line 109
# Break in Module uart_top_testbench at //amznfsx7umcv4bw.AD.UCSD.EDU/share/users/ghtran/Desktop/Homework8/Homework8/Lab8/uart_top/uart_top_testbench.sv line 109
```

...... 1