

**Homework 6a: gray code to binary converter**


## a. SystemVerilog RTL model

```


1 module gray_code_to_binary_convertor #(parameter N = 4) (
2     input logic clk, rstn,
3     input logic[N-1:0] gray_value,
4     output logic[N-1:0] binary_value
5 );
6
7 function automatic [N-1:0] gray_to_binary(logic [N-1:0] value);
8     begin
9         gray_to_binary[N-1] = value[N-1];
10        for(int i=N-1; i>0; i = i - 1)
11            gray_to_binary[i-1] = value[i] ^ value[i - 1];
12    end
13 endfunction
14
15 always_ff @ (posedge clk or negedge rstn) begin
16     if (!rstn) begin
17         binary_value <= 0;
18     end
19     else begin
20         binary_value <= gray_to_binary(gray_value);
21     end
22 end
23
24 endmodule: gray_code_to_binary_convertor
25

```


## b. RTL schematic



### c. Post mapping schematic



### d. Post fitting schematic




e. Resource Usage table

	Resource	Usage
1	Estimated ALUTs Used	3
1	-- Combinational ALUTs	3
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	3
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	0
5	-- <=3 input functions	3
8		
9	Combinational ALUTs by mode	
1	-- normal mode	3
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	4
12		
13	Total registers	4
1	-- Dedicated logic registers	4
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	10
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	4
22	Total fan-out	32
23	Average fan-out	1.19

Number of ALUT: 3 (10 I/O pins)

Number of Functions: 3 (3 input functions)

## f. Waveform simulation




## g. Transcript and explanations

```
# Top level modules:
#   gray_to_binary_convortor_testbench
# End time: 01:13:44 on Feb 28, 2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ModelSim> vsim work.gray_to_binary_convortor_testbench
# vsim work.gray_to_binary_convortor_testbench
# Start time: 01:13:49 on Feb 28, 2021
# Loading sv_std.std
# Loading work.gray_to_binary_convortor_testbench
# Loading work.gray_code_to_binary_convortor
add wave -position insertpoint sim:/gray_to_binary_convortor_testbench/*
VSI6> run -all
# ** Note: $finish      C:/Users/user/Desktop/ECE 111 HW/Lab6/Lab6/gray_code_to_binary_convortor/gray_code_to_binary_convortor_testbench.sv(35)
#   Time: 360 ns  Iteration: 0  Instance: /gray_to_binary_convortor_testbench
# 1
# Break in Module gray_to_binary_convortor_testbench at C:/Users/user/Desktop/ECE 111 HW/Lab6/Lab6/gray_code_to_binary_convortor/gray_code_to_binary_convortor_testbench.sv line 35
VSI6>
```

The waveform simulation matches the gray code value to binary value table and diagram provided below. Depending on the N value there are N-1 XOR gate, where each output, except for the N-1 output feeds into the input of the next XOR gate.

Gray Code Value				Binary Value			
G3	G2	G1	G0	B3	B2	B1	B0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1



XOR gate

$a$   
 $b$ 
 $\text{out} = a \oplus b = a\bar{b} + \bar{a}b$


$a$	$b$	$a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0

## Homework 6b: carry\_lookahead\_adder


### a. SystemVerilog RTL model

```
1  `include "fulladder.sv"
2  module carry_lookahead_adder#(parameter N=4)
3  (
4      input logic[N-1:0] A, B,
5      input logic CIN,
6      output logic[N:0] result
7  );
8  logic [3:0] G, P, S;
9  logic [N:0] C;
10
11  assign C[0]=CIN;
12
13  genvar i;
14  generate
15      for(i=0; i<N; i=i+1)
16          begin: fa_loop
17              fulladder fa_inst(.a(A[i]),.b(B[i]),.cin(C[i]),.sum(S[i]),.cout());
18          end: fa_loop
19  endgenerate
20
21  genvar j;
22  generate
23      for (j=0; j<N; j=j+1)
24          begin: gen_and_prop_loop
25              assign G[j] = A[j] & B[j];
26              assign P[j] = A[j] | B[j];
27              assign C[j+1] = G[j] | (P[j] & C[j]);
28          end
29  endgenerate
30
31  assign result = {C[4], S};
32
33  endmodule:carry_lookahead_adder
34
35  /*
36  alternatively
37
38  fulladder inst0 (.a(A[0]),.b(B[0]),.cin(C[0]),.sum(S[0]),.cout());
39  fulladder inst1 (.a(A[1]),.b(B[1]),.cin(C[1]),.sum(S[1]),.cout());
40  fulladder inst2 (.a(A[2]),.b(B[2]),.cin(C[2]),.sum(S[2]),.cout());
41  fulladder inst3 (.a(A[3]),.b(B[3]),.cin(C[3]),.sum(S[3]),.cout());
42
43      // Gi=A.B
44      assign G[0] = A[0] & B[0];
45      assign G[1] = A[1] & B[1];
46      assign G[2] = A[2] & B[2];
47      assign G[3] = A[3] & B[3];
48
49      // Pi=A+B
50      assign P[0] = A[0] | B[0];
51      assign P[1] = A[1] | B[1];
52      assign P[2] = A[2] | B[2];
53      assign P[3] = A[3] | B[3];
54
55      // Carry
56      assign C[0] = CIN;
57      assign C[1] = G[0] | (P[0] & C[0]);
58      assign C[2] = G[1] | (P[1] & C[1]);
59      assign C[3] = G[2] | (P[2] & C[2]);
60      assign C[4] = G[3] | (P[3] & C[3]);
61
62      assign result = {C[4], S};
63  */
```


## b. RTL schematic



## c. Post mapping schematic



## d. Post fitting schematic



e. Resource Usage table

	Resource	Usage
1	Estimated ALUTs Used	8
1	-- Combinational ALUTs	8
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	0
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	8
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	2
4	-- 4 input functions	2
5	-- <=3 input functions	4
8		
9	Combinational ALUTs by mode	
1	-- normal mode	8
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	8
12		
13	Total registers	0
1	-- Dedicated logic registers	0
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	14
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	C[2]~2
21	Maximum fan-out	3
22	Total fan-out	48
23	Average fan-out	1.33

Number of ALUT: 8 (14 I/O pins)

Number of Functions: 3


2 5 input functions

2 4 input functions

4 3 input functions



f. Waveform simulation



g. Transcript and explanations

```
# Top level modules:
#   carry_lookahead_adder_testbench
# End time: 16:19:47 on Feb 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ModelSim> vsim work.carry_lookahead_adder_testbench
# vsim work.carry_lookahead_adder_testbench
# Start time: 16:19:51 on Feb 16,2021
# Loading sv_std.std
# Loading work.carry_lookahead_adder_testbench
# Loading work.carry_lookahead_adder
# Loading work.fulladder
add wave -position insertpoint sim:/carry_lookahead_adder_testbench/*
VSIM 6> run -all
# time=0    A= 0    B= 0    CIN=0    result= 0
#
# time=100   A= 2    B= 1    CIN=1    result= 4
#
# time=150   A= 1    B= 1    CIN=0    result= 2
#
# time=200   A= 2    B= 2    CIN=0    result= 4
#
# time=250   A= 3    B= 1    CIN=0    result= 4
#
# time=300   A= 4    B= 7    CIN=1    result=12
#
# time=350   A=15    B= 2    CIN=0    result=17
#
# time=400   A=10    B= 5    CIN=0    result=15
```


The N=4 bits carry lookahead adder implements the full adder module with procedure to generate and propagate carry. The output result is  $Result = A+B+carryin$ , which matches the values shown in the transcript above.

### Homework 6c: clock\_divide\_by\_3


#### a. SystemVerilog RTL model

```
1  //clock divide by 3 RTL code
2  module clock_divide_by_3 (
3      input logic clkkin, reset,
4      output logic clkout);
5
6      logic [1:0] posedge_count, negedge_count;
7
8      //posedge clock counter, using 2nd implementation
9      always_ff @ (posedge clkkin) begin
10         if (reset==1)
11             posedge_count<=0;
12
13         else if (posedge_count==2)
14             posedge_count<=0;
15         else
16             posedge_count<=posedge_count+1;
17     end
18
19     always_ff @ ( negedge clkkin) begin
20         if (reset==1)
21             negedge_count<=0;
22
23         else if (negedge_count==2)
24             negedge_count<=0;
25         else
26             negedge_count<=negedge_count+1;
27     end
28
29     assign clkout=((posedge_count==2) | (negedge_count==2));
30
31 endmodule: clock_divide_by_3
```


b. RTL schematic



### c. Post mapping schematic



d. Post fitting schematic



e. Resource Usage table

	Resource	Usage
1	Estimated ALUTs Used	5
1	-- Combinational ALUTs	5
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	5
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	0
4	-- 4 input functions	1
5	-- <=3 input functions	4
8		
9	Combinational ALUTs by mode	
1	-- normal mode	5
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	5
12		
13	Total registers	4
1	-- Dedicated logic registers	4
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	3
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	reset~input
21	Maximum fan-out	4
22	Total fan-out	28
23	Average fan-out	1.87


Number of ALUT: 5 (3 I/O pins)

Number of Functions: 5

1 5 input functions


4 3 input functions

f. Simulation waveform



g. Transcript

```
#
# Top level modules:
#   clock_divide_by_3_testbench
# End time: 17:18:38 on Feb 17, 2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ModelSim> vsim work.clock_divide_by_3_testbench
# vsim work.clock_divide_by_3_testbench
# Start time: 17:18:45 on Feb 17, 2021
# Loading sv_std.std
# Loading work.clock_divide_by_3_testbench
# Loading work.clock_divide_by_3
add wave -position insertpoint sim:/clock_divide_by_3_testbench/*
VSIM 6> run -all
```



We can see that the output is 3 times the input clock cycle, and repeats every 3 clock cycles. The clk output is from the outputs of two flipflops which were determined by the equation  $2^n > 3$ .

