ECE 111 HW 7 report

Homework 7a: Moore Mealy SystemVerilog FSM code for parity checker

a. Moore parity checker FSM code

1. SystemVerilog FSM code

```
// Parity checker RTL Code
   module parity checker moore (
 3
      input logic clk, rstn,
 4
     input logic in,
 5
     output logic out
 6
   );
 7
 8
     // local parameter for odd and even parity
 9
      localparam EVEN=0, ODD=1;
10
11
     // state variables
12
     logic present state, next state;
13
14
     // Sequential Logic for present state
15 □ always ff@(posedge clk) begin
         if (!rstn)
16
17
             present state<=0;</pre>
18
         else
19
             present state=next state;
20 end
21
22
      // Combination Logic for Next State and Output
23 palways@(present state,in) begin
        next state = in^ present state;
24
2.5
26 🖨
         case (present state)
27
             EVEN:
28
                 out=0;
29
             ODD:
30
                 out=1;
31
32
         endcase
33
    end
34
    endmodule: parity checker moore
35
36
```

2. SystemVerilog FSM testbench code (Moore)

```
//parity generator testbench code
     `timescale 1ns/1ns
    module parity checker testbench;
    logic clock, rstn;
 5
    logic in;
 6
    logic out;
8 // Instantiate design under test
9 ⊨parity checker moore DUT(
10
    .clk(clock),
11
    .rstn(rstn),
12
    .in(in),
13
    .out(out)
    L);
14
15
16 ⊟initial begin
    // Initialize Inputs
17
18
    rstn = 0;
19
    clock = 0;
20
    in = 0;
     // Wait 20 ns for global reset to finish and start counter
23
     #20;
24
    rstn = 1;
25
26
    // Drive random values to input signal in
28
     #20;
29
     in = 1;
     #20;
31
     in = 0;
32
     #80;
33
     in = 1;
34
     #40;
     in = 0;
36
     #20;
     in = 1;
37
     #40;
     in = 0;
39
     #20;
40
41
    end
42
43
    // terminate simulation
44
    $finish();
45
    end
46
47
    // Clock generator logic
48 □always@(clock) begin
49
      #10ns clock <= !clock;</pre>
50
    end
51
    endmodule
```

b. Mealy parity checker FSM code

1. SystemVerilog FSM code

```
// Parity checker RTL Code
     module parity_checker_mealy(
    input logic clk, rstn,
    input logic in,
    output logic out
 5
       );
       // state variables
 8
       enum logic[1:0] {EVEN=2'b00, ODD=2'b01} present_state, next_state;
10
       // local variable to store output in always_comb block
11
       logic out t;
13
14
       // Sequential Logic for present state
       always_ff@(posedge clk) begin
if (!rstn) begin
15
16
               present_state<= EVEN;</pre>
17
18
               out<=0;
19
          end
20
21
           else begin
               present_state<=next_state;</pre>
23
               out<=out_t;
           end
24
25
       end
26
27
       always comb begin
28
          case (present state)
29
               EVEN: begin
30
                    if (in==1)begin
                         next_state=ODD;
out_t=1;
31
32
                    end
33
                    else begin
34
35
                         next_state=EVEN;
36
                         out_\bar{t}=0;
                    end
37
38
               end
39
40
               ODD: begin
               if (in==1)begin
                        next_state=EVEN;
out_t=0;
43
                    end
44
45
               else begin
                         next_state=ODD;
out_t=1;
46
47
                    end
48
49
               end
50
               default: begin
51
52
                    out t=0;
53
                    next_state=EVEN;
54
55
          endcase
      endmodule: parity_checker_mealy
58
```

2. SystemVerilog FSM testbench code (Mealy)

```
//parity generator testbench code
     `timescale 1ns/1ns
 3
     module parity checker mealy testbench;
 4
     logic clock, rstn;
 5
     logic in;
 6
    logic out;
 7
    // Instantiate design under test
 8
 9 ⊟parity checker mealy DUT(
    .clk(clock),
10
11
     .rstn(rstn),
12
     .in(in),
13
     .out (out)
14
    L);
15
16 ⊟initial begin
   // Initialize Inputs
    rstn = 0;
19
     clock = 0;
20
    in = 0;
21
     // Wait 20 ns for global reset to finish and start counter
22
23
     #20;
24
     rstn = 1;
25
     // Drive random values to input signal in
26
27 | for(int i=0; i<2; i++) begin
28
     #20;
29
      in = 1;
      #20;
     in = 0;
31
     #80;
33
     in = 1;
34
     #40;
35
      in = 0;
     #20;
36
37
     in = 1;
38
     #40;
      in = 0;
39
40
     #20;
41
    end
42
     // terminate simulation
43
44
     $finish();
45
    end
46
47
     // Clock generator logic
48 □always@(clock) begin
      #10ns clock <= !clock;
49
50
   end
    endmodule
51
```

c. Moore parity checker FSM state transition diagram and table

1. State transition diagram

Moore

$$\frac{\text{In} = 0}{\text{Even}} \frac{\text{In} = 1}{\text{out} = 1}$$

$$\frac{\text{In} = 0}{\text{In} = 1}$$


$$\frac{\text{In} = 0}{\text{out} = 1}$$

2. State transition table

Present	state	input	next state	Out
Even	0	9	even o	O
Even	O	Ţ	odd 1	0
odd	1	0	odel 1	1
Odd	1	1	even o	1

d. Mealy parity checker FSM state transition diagram and table

1. State transition diagram




2. State transition table


Present state	In	Next state	o ut
Even	O	E ven	0
Even	1	odd	1
odd	0	odd)
odd		EVEN	0

e. Moore schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic




4. Resource usage table (Moore)

	Resource	Usage
1	Estimated ALUTs Used	1
1	Combinational ALUTs	1
2	Memory ALUTs	0
3	LUT_REGs	0
2	Dedicated logic registers	1
3		
4	Estimated ALUTs Unavailable	0
1	Due to unpartnered combinational logic	0
2	Due to Memory ALUTs	0
5	·	
6	Total combinational functions	1
7	Combinational ALUT usage by number of inputs	
1	7 input functions	0
2	6 input functions	0
3	5 input functions	0
4	4 input functions	0
5	<= 3 input functions	1
8	·	
9	Combinational ALUTs by mode	
1	normal mode	1
2	extended LUT mode	0
3	arithmetic mode	0
4	shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	1
12		
13	Total registers	1
1	Dedicated logic registers	1
2	I/O registers	0
3	LUT REGs	0
14		
15		
16	I/O pins	4
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	present_state
21	Maximum fan-out	2
22	Total fan-out	10
23	Average fan-out	1.00


Number of ALUT: 1 (4 I/O pins)
Number of Functions: 1 (3 input functions)

f. Mealy schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic




4. Resource usage table (Mealy)

	Resource	Usage
1	Estimated ALUTs Used	1
1	Combinational ALUTs	1
2	Memory ALUTs	0
3	LUT_REGs	0
2	Dedicated logic registers	2
3		
4	Estimated ALUTs Unavailable	0
1	Due to unpartnered combinational logic	0
2	Due to Memory ALUTs	0
5		
6	Total combinational functions	1
7	Combinational ALUT usage by number of inputs	
1	7 input functions	0
2	6 input functions	0
3	5 input functions	0
4	4 input functions	0
5	<=3 input functions	1
8		
9	Combinational ALUTs by mode	
1	normal mode	1
2	extended LUT mode	0
3	arithmetic mode	0
4	shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	2
12		
13	Total registers	2
1	Dedicated logic registers	2
2	I/O registers	0
3	LUT_REGs	0
14	_	
15		
16	I/O pins	4
17		
18	DSP block 18-bit elements	o
19		
20	Maximum fan-out node	present_state~4
21	Maximum fan-out	2
22	Total fan-out	12
23	Average fan-out	1.09


Number of ALUT: 1 (4 I/O pins)
Number of Functions: 1 (3 input functions)

g. Moore simulation waveform and explanation



If the number of 1 bits is even, the output "out" will give out 1 bit, but if the number if 1 bits is odd, then the output would be 0; the parity checker only has 1 input per clock cycle. Notice that the output wave is synchronous, this means the output responds to the changes in the input only at positive clock signal (in this case).

h. Mealy simulation waveform and explanation



The output waveform is the same for both Mealy and Moore machines because they describe the same process. However, to achieve this the Mealy machine must register its output so that the output of Mealy can be synchronous, otherwise the output as soon as the input changes.

Homework 7b: Moore Mealy SystemVerilog FSM code for Vending Machine

- a. Moore parity checker FSM code
 - SystemVerilog FSM code

```
// Vending Machine RTL Code
     module vending_machine_moore(
      input logic clk, rstn,
      input logic N, D,
      output logic open);
      // state variables and state encoding parameters
      parameter[3:0] CENTS_0=0, CENTS_5=1, CENTS_10=2, CENTS_15=3;
      logic[3:0] present_state, next_state;
10
      // Sequential Logic for present state
      always_ff@(posedge clk) begin
  if (!rstn) begin
         present state <= 0;
         present state[CENTS 0] <= 1'b1;
       else
18
         present_state <= next_state;</pre>
19
      end
20
       // Combination Logic for Next State and Output
      always_comb begin
       // default values to avoid latches for next_state since partial bits of next_state
       are assigned inside case if statements
24
       next_state = 4'b0;
25
       open = 1'b0;
26
27
        // use of priority before case, since case(1'b1) has multiple possible case item
       matching, priority enforces priority encoding of case items in order it is specified
       priority case(1'b1)
        present_state[CENTS_0]: begin
open = 0;
29
30
            if(N==1) next_state[CENTS_5] = 1'b1;
else if(D==1) next_state[CENTS_10] = 1'b1;
            else next_state[CENTS_0] = 1'b1;
34
        end
        present_state[CENTS_5]: begin
            open = 0;
if (N==1) next_state[CENTS_10]=1'b1;
37
            else if (D==1) next_state[CENTS_15]=1'b1;
else next_state[CENTS_5] = 1'b1;
38
39
40
41
42
        present state[CENTS 10]: begin
              open=0;
if (N==1) next_state[CENTS_15]=1'b1;
else if (D==1) next_state[CENTS_15]=1'b1;
else next_state[CENTS_10] = 1'b1;
43
47
48
        present_state[CENTS_15]: begin
49
             open =1;
              next_state[CENTS_0]=1'b1;
51
53
        default: begin
54
        next_state[CENTS_0]=1'b1;
        end
56
        endcase
      end
     endmodule: vending_machine_moore
59
```

2. SystemVerilog FSM testbench code (Moore)

```
//vending machine testbench code
`timescale lns/lns
module vending machine_moore_testbench;
logic clock, rstn;
logic N, D, open;
                                                        // Instantiate design under test
pvending_machine_moore DUT(
   .clk(clock),
.rstn(rstn),
                                                                               .N(N),
                                                               open (open);
                                                        Dinitial begin

// Initialize Inputs

rstn = 0;
clock = 0;
N = 0;
D = 0;
                                                                          // Wait 20 ns for global reset to finish and start counter \#20; rstn = 1;
                                                                        // Drive N, D
#30;
N = 0;
D = 0;
#20;
N = 0;
D = 1;
#30;
N = 0;
D = 0;
#40;
rstn = 0;
#40;
N = 1;
D = 0;
#20;
N = 0;
D = 0;
#20;
N = 1;
D = 0;
#20;
N = 0;
D = 0;
rstn = 0;
#30;
N = 0;
D = 0;
rstn = 0;
#40;
N = 0;
D = 0;
rstn = 0;
#40;
N = 0;
D = 0;
R 
                                                                             rstn = 1;
#20;
                                                                 // terminate simulation
$finish();
end
                                                          // Clock generator logic

always@(clock) begin
#10ns clock <= !clock;
end</pre>
```

b. Mealy parity checker FSM code

1. SystemVerilog FSM code

```
// Vending Machine RTL Code
      module vending_machine_mealy(
  input logic clk, rstn,
       input logic N, D,
       output logic open);
       // state encoding and state variables
parameter[3:0] CENTS_0=0, CENTS_5=1, CENTS_10=2, CENTS_15=3;
logic[3:0] present_state, next_state;
       // Note : output open is not registered in this example for students to compare moore
       and mealy machine waveform and see what is the different between mealy and moore
13
       // remember we learnt in class that mealy reacts immediately to change in input !!
14
15
16
17
       // Sequential Logic for present state
       always_ff@(posedge clk) begin
        if(!rstn) begin
   present_state <= 0;</pre>
18
19
           present_state[CENTS_0] <= 1'b1;</pre>
20
21
22
23
        else begin
        present_state <= next_state;
end</pre>
       end
       // Note : output open is not registered in this example for students to compare moore
       and mealy machine waveform and see what is the different between mealy and moore
28
       // remember we learnt in class that mealy reacts immediately to change in input !!
// Combination Logic for Next State and Output
29
       always_comb begin
31
          next_state = 4'b0;
     priority case(1'b1)
    present_state[CENTS_0]:
33
34
35
               begin
36
                    if(N==1) begin
37
                     next_state[CENTS_5] = 1'b1;
                     open=0;
39
40
                    else if(D==1) begin
next_state[CENTS_10] = 1'b1;
41
42
43
                    open=0;
46
                     else begin
47
                     next_state[CENTS_0] = 1'b1;
48
                     open=0;
49
50
                     end
                end
          present state[CENTS 5]:
53
               begin
54
55
56
57
                     if (N==1) begin
                     next_state[CENTS_10]=1'b1;
                     open=0;
                     end
                    else if (D==1) begin
next_state[CENTS_15]=1'b1;
60
                     open=1;
62
63
64
                     else begin
                     next state[CENTS 5] = 1'b1;
                     open=0;
```

```
68
 69
70
71
72
73
74
75
           present_state[CENTS_10]:
               begin
if (N==1) begin
next_state[CENTS_15]=1'b1;
                     open=1;
                     end
 76
                     else if (D==1) begin
next_state[CENTS_15]=1'b1;
 77
78
 79
                     open=1;
 80
                     end
 81
 82
                     else begin
 83
                     next_state[CENTS_10] = 1'b1;
 84
                     open=0;
 85
 86
 87
                end
 88
 89
           present_state[CENTS_15]:
 90
                begin
 91
                     open=1;
 92
                     next_state[CENTS_0]=1'b1;
 93
 94
           default: begin
    open=0;
 95
 96
 97
                next_state[CENTS_0]=1'b1;
 98
                end
 99
100
       endcase
101
        end
       endmodule: vending_machine_mealy
102
103
```

2. SystemVerilog FSM testbench code (Moore)

```
//vending machine testbench code
              //venting machine testerior code
timescale ins/ins
module vending machine_moore_testbench;
logic clock, rstn;
logic N, D, open;
           // Instantiate design under test 
vending_machine_mealy DUT(
              .clk(clock),
.rstn(rstn),
               .N(N),
                . D (D)
            open (open)
          ☐ initial begin

// Initialize Inputs
rstn = 0;
clock = 0;
N = 0;
D = 0;
               // Wait 20 ns for global reset to finish and start counter
              rstn = 1;
               // Drive N, D
              // Driv
#20;
N = 1;
D = 0;
#20;
N = 0;
D = 1;
#20;
N = 0;
               rstn = 0;
               rstn = 1;
              rstn = #20;
N = 1;
D = 0;
#20;
N = 1;
D = 0;
#20;
N = 1;
D = 0;
              #20;
N = 0;
D = 0;
               #40;
               rstn = 1;
              #20;

N = 1;

D = 0;

#20;

N = 1;

D = 0;

#20;

N = 0;

D = 1;

#20;


N = 0;

D = 0;
               rstn = 0;
               #40;
rstn = 1;
              #20;
N = 0;
D = 1;
#20;
N = 1;
D = 0;
#20;
N = 0;
               rstn = 0;
               rstn = 1;
               #20;
               // terminate simulation
               $finish();
                // Clock generator logic
           always@(clock) begin
#10ns clock <= !clock;
end
```

c. Moore Vending MachineFSM state transition diagram and table

1. FSM state transition diagram

Vending Machine Moore State Transition Diagram N=0 &




2. FSM state transition table

Vending Machine State Transition Table

Verteining Wilderline State Wallstrom Table										
inputs					outputs					
state[3]	state[2]	state[1]	state[0]	D	N	next[3]	next[2]	next[1]	next[0]	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	×	х	х	×	х
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	0
				1	1	×	х	х	×	х
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	0
				1	0	1	0	0	0	0
				1	1	×	х	x	×	х
1	0	0	0	X	х	1	0	0	0	1

d. Mealy Vending MachineFSM state transition diagram and table

1. FSM state transition diagram




2. FSM state transition table


state[3]	state[2]	state[1]	state[0]	D	N	next[3]	next[2]	next[1]	next[0]	open
0	0	0	1	0	0	0	0	0	1	0
				0	1	0	0	1	0	0
				1	0	0	1	0	0	0
				1	1	х	х	х	х	х
0	0	1	0	0	0	0	0	1	0	0
				0	1	0	1	0	0	0
				1	0	1	0	0	0	1
				1	1	x	x	X	×	x
0	1	0	0	0	0	0	1	0	0	0
				0	1	1	0	0	0	1
				1	0	1	0	0	0	1
				1	1	х	х	х	х	х
1	0	0	0	X	X	1	0	0	0	1

e. Moore schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic



4. Resource Usage table (Moore)

	Resource	Usage
1	Estimated ALUTs Used	5
1	Combinational ALUTs	5
2	Memory ALUTs	0
3	LUT_REGs	0
2	Dedicated logic registers	4
3		
4	Estimated ALUTs Unavailable	3
1	Due to unpartnered combinational logic	3
2	Due to Memory ALUTs	0
5		
6	Total combinational functions	5
7	Combinational ALUT usage by number of inputs	
1	7 input functions	0
2	6 input functions	3
3	5 input functions	1
4	4 input functions	1
5	<=3 input functions	0
8	·	
9	Combinational ALUTs by mode	
1	normal mode	5
2	extended LUT mode	0
3	arithmetic mode	0
4	shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	8
12		
13	Total registers	4
1	Dedicated logic registers	4
2	I/O registers	0
3	LUT_REGs	0
14		
15		
16	I/O pins	5
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	present_state[1]
21	Maximum fan-out	5
22	Total fan-out	41
23	Average fan-out	2.16

Number of ALUT: 5 (5 I/O pins)

Number of Functions: 5


3 (6 input functions)

1 (5 input functions)


1 (4 input functions)

f. Mealy schematic and usage table


1. RTL schematic



2. Post mapping schematic



3. Post fitting schematic



4. Resource Usage table (Mealy)

	Resource	Usage
1	Estimated ALUTs Used	5
l	Combinational ALUTs	5
2	Memory ALUTs	0
}	LUT_REGs	0
2	Dedicated logic registers	4
3		
1	Estimated ALUTs Unavailable	4
	Due to unpartnered combinational logic	4
	Due to Memory ALUTs	0
j		
j	Total combinational functions	5
,	Combinational ALUT usage by number of inputs	
	7 input functions	0
!	6 input functions	4
}	5 input functions	1
ļ.	4 input functions	0
j	<= 3 input functions	0
3		
)	Combinational ALUTs by mode	
 I	normal mode	5
2	extended LUT mode	0
3	arithmetic mode	0
1	shared arithmetic mode	0
0		
1	Estimated ALUT/register pairs used	9
2	Lottinated visco (7.0Bister pairs does	
3	Total registers	4
	Dedicated logic registers	4
!	I/O registers	0
 }	LUT REGs	0
4		-
5		
6	I/O pins	5
7	1 - k	
8	DSP block 18-bit elements	0
9	est steam to but stelling	19
20	Maximum fan-out node	present state[1]
1	Maximum fan-out	5
2	Total fan-out	43
23	Average fan-out	2.26


Number of ALUT: 5 (5 I/O pins)

Number of Functions: 5

4 (6 input functions)


1 (5 input functions)

g. Moore simulation waveform and explanation



The vending machine only takes nickels and dimes, and only opens when there is a total of 15 cents, then the machine resets. In the Moore machine we can see that the output is synchronous since it only changes at the positive clock signal.

h. Mealy schematic and usage table



Notice that since we did not register the output in the Mealy machine, the output changes as soon as the input changes. Other than that, the output should be the same as the Moore machine because both describe the same process.


Homework 7c: SystemVerilogRTL model for N-bit Integer Multiplier

a. Design code


```
`timescale lns/lps
//`include "carry_lookahead_adder.sv"
     module integer_multiplier
     \#(parameter N=\overline{4})
       input clock, reset, start,
       input logic[N-1:0] multiplicand, multiplier,
       output logic[(2*N):0] product,
       output logic done
10
11
     logic [$clog2(N)-1:0] count;
12
13
     logic[N-1:0] load_reg;
     logic[(2*N):0] shift_reg;
     logic[N-1:0] add operand1, add operand2;
    logic[N:0] sum;
19
     enum logic[2:0]{
                          = 3'b000,
20
       IDLE
                          = 3'b001,
21
       INITIALIZE
                          = 3'b010,
22
       TEST
                          = 3'b011,
23
      ADD
       SHIFT_AND_COUNT = 3'b100,
24
       DONE
                          = 3'b101
    } next state;
30
     carry_lookahead_adder #(.N(N)) adder_inst(
     .A (add_operand1),
.B (add_operand2),
31
32
33
     .result(sum),
34
     .CIN(0)
     );
36
     always ff@(posedge clock, posedge reset) begin
37
      if (reset) begin
39
       count <= 0;
        next_state <= IDLE;
load_reg <= 0;</pre>
40
41
        shift_reg <= 0;
42
43
     end
44
     else begin
45
         case (next_state)
46
           IDLE: begin
47
              count <= 0;
             load reg<=0;
             shift_reg<=0;
             if (start <=1) begin
                  next_state<=INITIALIZE;
51
52
53
54
              else begin
                  next_state<=IDLE;
              end
             INITIALIZE: begin
              shift_reg <= {1'b0, {N{1'b0}}}, multiplier};
62
               count <= 0;
              next_state<=TEST;
load_reg<=multiplicand;</pre>
63
64
65
              end
66
67
              TEST: begin
68
                if(shift reg[0] == 1'b1) begin
                  next state <= ADD;
```

```
add_operand1<=load_reg;
70
71
72
73
74
75
76
77
78
81
82
83
86
85
86
87
90
91
92
93
94
95
96
97
98
99
97
98
99
90
                            add_operand2<=shift_reg[(2*N)-1:N];
                           end
                           else begin
                            add_operand1<=0;
                            next_state<=SHIFT_AND_COUNT;
add_operand2<=shift_reg[(2*N)-1:N];</pre>
                           end
                 ADD: begin
                         shift_reg <= {sum, shift_reg[N-1:0]};
next_state<=SHIFT_AND_COUNT;</pre>
                       SHIFT_AND_COUNT: begin
    shift_reg<=shift_reg>>1;
    count<=count+1;</pre>
                          if(count == N-1) begin
    next_state<=DONE;</pre>
                          end
                    else begin
                               next_state<=TEST;
                       end
                       DONE: begin
next_state <= IDLE;
101
102
103
104
105
                endcase
           end
         end
106
107
         assign done = (next_state == DONE) ? 1 : 0;
108
109
110
         assign product = (next_state == DONE) ? shift_reg : 0;
111
         endmodule: integer_multiplier
112
113
```

b. RTL schematic



c. FSM diagram




d. Resource usage summary

	Resource	Usage
6	Total combinational functions	43
7	∨ Combinational ALUTby number of inputs	
1	7 input functions	1
2	6 input functions	2
3	5 input functions	2
4	4 input functions	10
5	<=3 input functions	28
8		
9		
1	normal mode	42
2	extended LUT mode	1
3	arithmetic mode	0
4	shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	47

12		
13	▼ Total registers	29
1	Dedicated logic registers	29
2	I/O registers	0
3	LUT_REGs	0
14		
15		
16	I/O pins	21
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clocnput
21	Maximum fan-out	29
22	Total fan-out	257
23	Average fan-out	2.25

e. Simulation waveform, transcript, and explanations



```
# Top level modules:

# integer_multiplier_testbench
# End time: 11:29:15 on Mar 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ModeSim> vain work.integer_multiplier_testbench
# vain work.integer_multiplier_testbench
# vain work.integer_multiplier_testbench
# vain work.integer_multiplier_testbench
# Loading work.integer_multiplier_testbench
# Loading work.integer_multiplier_testbench
# Loading work.integer_multiplier
# Loading work.carry_lookahead_adder
# Loading work.carry_lookahead_adder
# Loading work.carry_lookahead_adder
# Loading work.carry_lookahead_adder.av(5).
# Time: 10 ps | Iteration: 0 | Instance: /integer_multiplier_testbench/design_instance/adder_inst File: C:/Users/user/Desktop/ECE 111 HW/Homework7/Lab7/integer_multiplier.s
# Line: 41
# Add wave -position insertpoint sim:/integer_multiplier_testbench/*
# Using for un -all
# time=260000 Multiplicand=11 Multiplier=13 Product=143 Done=1 Correct Result
# time=500000 Multiplicand=8 Multiplier=9 Product=63 Done=1 Correct Result
# time=500000 Multiplicand=7 Multiplier=9 Product=63 Done=1 Correct Result
# time=60000 Multiplicand=7 Multiplier=9 Product=63 Done=1 Correct Result
# time=760000 Multiplicand=7 Multiplier=9 Product=63 Done=1
```

Explanation: The integer multiplier multiplies N bits binary values by utilizing the add and shift algorithm. When we have two binary values, we first multiply the values normally; 0x0=0, 0x1=0, 1x0=0,1x1=1. Then we add all the binary values together using the carry_look_ahead_adder and the shift register because binary values are shifted in addition. Looking at the waveform, we can see that product calculation does not begin until "start" is high, while, "done" is only high when the final product values are calculated. In the waveform we have three examples:

```
Binary to decimal

1011 => 11

1101=> 13

11x13= 143 (matches transcript)
```

1000=> 8

0100=> 4

8x4=32 (matches transcript)

0111=> 7

1001=> 9

7x9=63 (matches transcript)