,	,	
/	/	
/	_ /	

NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
CACHAR, ASSAM
DEC, 2020
B. TECH. III RD SEMESTER
Subject: EE223
Microprocessor and Microcontroller
Submitted by:
Name: Subhojit Ghimire
Branch: CSE-B
Scholar Id " 1912160
Under the Guidance of:
Dr. Risha Mal
Assistant Professor
Department of Electrical Engineering
NIT Silchar

	Question Set - 13/
Q.L.	How can you design a square wave generator using  8155. Explain with appropriate diagram different  modes of operation, control logics and instructions  for the timer.
Ans.	The 8155 and 8156 are RAM and Ilo chips to be used in the 8085A and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organised as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085A CPU. The 8155-2 and 8156-2 have maximum access times of 330 ns for we with the 8085-A-2 and the full speed 5 MHz 8088 CPU.
	Mode 0: In this mode, timer gives only one cycle of  square wave, the output remains high for  1/2 count. If count is odd, it remains  high for (n+1) 12 and low for (n-1) 12,  where n is the count value. Wave width  depends on two factor: one is input clock  pulse frequency, and the other is count  loaded in counter. I Single Square Wave]  Output  Chimerian

2	Mode 1: This mode is similar to single square wave in operation		
	but when the counter becomes zero, the count		
	value is sutomatically reloaded. Thus, it provides		
	Continuous Square wave.		
	Crockin		
	timer in)		
	WR.		
	(timeraut)		
	Cimerous		
3.	Mode 2: This mode gives a single clock pulse as a output		
	of the end of the count. The output is normally		
	high, but it becomes low for I clock pulse		
	and again it will become high and remain high.		
	augut		
	→ <b>←</b>		
,	1 Timer Clock		
Ц.	Mode 8: This mode is similar to made 2 but when the		
	counter becomes zero, the count value is automatically reloaded. Thus it provides continuous		
,			
	pulses.		
	Output		
	1 Timer Clack		
<b>\</b>	2 WHILE CLOCK		
1			
/			

1	/	
/_	_/	

## Control Logics:

In handshake mode, when both the ports A and B are configured, port A uses the lower three signals of port C (i.e., PCo, PCI, PC2) and port B uses the upper three signals (i.e., PC3, PC4, PC5).

	8155			
		PORT A	_	
	PCo		INTRA	PORTA
	PC		BFA	with Handshake
	PC2	<	STB A	
	PC3	>	PNTR B	
y y	PC4.		BF B	PORT B
	PCs	<	STB B	with Handshake
	I/O Ports			
		PORTB	-	
				9

The functions of the above mentioned signals are:

STB (Strobe Input): This is connected from a peripheral to the 8155. The low on this signal informs the 8155 that data are strobed into the input port.

2. BF (Buffer fall): This is an active high signal, which basically indicates the presence of a data byte in the port.

- 2	595	
/	/	
/	/	

; Start Conversion Again.

3.	INTR (Interrupt Request): signal generates this signa the interrupt flipflop (INT used to interrupt the MPI	I. This happens whenever E) is enabled. This can be
Lų.	INTE (Interrupt Enable): which is used to enable a capability of the 8155.  port B are controlled by in the control register.	The interrupts of port A and
	Tristructions for the square  MVI A, OAH  OUT 90H	Configuring 8155
	Start: MVI A, 20 H  OUT 93 H  OUT 93 H	Configuring 8455 Start Conversion
	Status: IN 90H ANI 02H IZ Status	Read Status register  Wait till BFA = 1
	IN 91H  OUT 92H  Again: IN 90H  ANI 02H	; Read temperature value ; Display on LED ; Start Read Status Register
	JN2 Again	; Wait till BFA = 0

JMP Start

,	,	
/	/	
/	/	

-0


	_/_/
Ø∙7∙	  Calculate the count for 8155 timer to obtain
	square wave of 500 µs time period with clock
	frequency of 3.072 MHz.
	Trequests)
Ans.	Given,
	Pulse period = 500 µs
	= 500 × 10-6 s
	G-22
	Frequency = 3.072 MHz
	= 3.072 × 106 Hz
	So, Clock period = 1
	3.075×T0e
	Count = Pulse period
	Clock period
	= 200 ×TO_c
	1
	3-072×106
	= 500×10-6 × 3.072 × 106
	= 1536
	Count = (1536)10 = (0600)16
	The count is 600H.
	INC COUNT IS GOOD .

9.2. (a) What is 8237? Draw the block diagram representation of it and explain how it works.

The 8237 is a four channel device that can be expanded to include any number of DMA channel inputs. The 8237 is capable of DMA transfers at rates up to 1.6 megabyte per second. Each channel is capable of addressing a full 64k-byte section of memory and can transfer up to 64k bytes with a single programming.

## Block Diagram:

Ans



1	1	
/	/	

Working of 8287:

The 8237 direct memory access (DMA) controller is designed to improve the data transfer rate in systems which must transfer data from an IIO device to memory, or move a block of memory to an IIO device. It will also perform memory to-memory block moves, or fill a block of memory with data from a single location. Operation modes are provided to handle single byte transfers as well as discontinuous data streams, which allow the 82037A to control data movement with software transferency.

The 8237 operates in four different modes, depending upon the number of bytes transferred per cycle and number of ICs wed.

- i) Single: One DMA cycle, one CPU cycle interleaved until address counter reaches zero.
- ii) Block: Transfer progresses until the word count
- DRQ goes inactive. The CPU is permitted to use the bus when no transfer is requested

iv) Cascade: Used to cascade additional DNA controllers.

DREQ and DACK is matched with HRQ and

HLDA from the next chip to establish a

priority chain. A ctual bus signals is executed

by cascaded chip.

The timing and control block derives internal timing from clock timing from clock input, and generates external control signals. The priority encoder block resolver priority contention between DMA channels requesting service simultaneously

- Q.2. (b) Write the initialisation instruction for DMA controller with the following specifications.
  - · Disable the DMA controller and initialise.
  - · Tritialize Channel#8 to transfer IK bytes from system memory to floppy disk assigned to channel 3.
  - · Starting address for block data is 4075H.
  - · Set up the demand mode whereby DMA can complete the data transfer without interruption

Ans. The initialization instructions to set up the DMA controller are as follows:

MVI A,000001008	; Commang: 00000 F 00
	Disable DMA
N80 7V0	; Send to Command Register.
MVI A. 000001118	; Mode: 00 0 01 11
	Demand made Adder Load
1	; Send to Mod Register.
MVI A, 75H	; Low-order byte of Starting address
	a P
NO TUO	; Output to Ch-3 Memory Address Register.
MVI A, 40H	; High-order byte of starting address.
0UT 06H	; Output to Ch-3 Memory Address Register.
MUI A, FFH	; Low-byte order of count 03FFH
3	
272 2711	; Output to Ch-3 Count Register.
 OUT O7H	, carpa is the seam register.
	3
MVI A,03H	; High-order byte of count OSFFH
	3
OUT DOWN	A 1 1 1 0 3 0 1 Designate
HF0 700	; Output to Ch-3 Count Register.
 MVI A, 1000000B	; Command: 10 0 0 0 00 0
	DACK Late Fixed Normal DMA Disable
	High Write Priority to MEM
HFO TUO	
001 078	; Send to Command flag.
The state of the s	

9

10 m

.

3\_

3

Q. <b>3</b> .	Write a program to generate a rectangular wave
Ans	Main: MVI A. 90H; Stores 90H to accumulator  STM; Sending I to SOD  CALL delayL; Calling delay of 200ms  MVI A. 40H; Storing 40H to accumulator  SIM; Sending 0 to SOD  CALL delayL; Calling delay of 200ms  CALL delayL; Calling delay of 200ms  CALL delayL; Calling delay of 200ms  TMP Main; Unconditional jump to main
	delay1: MVI C, OEH; Storing OEH to Cregister  LOOP1: DCR C; Decreasing C content by 1  JNZ Loop1; Tf C = 0, Jumps to Loop1  RET; Return