

Solving

Subject: Computer Architecture and Organisation.

Subject Code: CS205

Name: Subhojit Ghimire

Sch Id.: 1912160

Branch: CSE - B

UG Mid Sem Examination, 2021

Semester: IV<sup>th</sup>

Date: 10<sup>th</sup> March, 2021

Qo1o

Soln:-

(a) xT:  $AR \leftarrow AR, AR \leftarrow 0$

The value is stored as well as cleared at the same time, which is not possible.

(b) yT:  $R1 \leftarrow R2, R1 \leftarrow R3$

The values  $R2$  and  $R3$  are stored in  $R1$  at the same time, which is not possible.

(c) zT:  $AR, PC \leftarrow PC+1$

The value of  $PC$  is incremented the same time  $(PC+1)$  is being stored in  $PC$ , i.e., two process at the same time, which cannot be possible.

Q.2.

Soln:-

(a) 245.625.

Step I: Binary Conversion:

$$(245.625)_{10} \rightarrow (11110101.101)_2$$

Step II: Normalisation:

$$(-1) \times 1.1110101101 \times 2^7$$

Step III: Biased-exponent:

$$7 + 127 = 134$$

$$(134)_{10} = (10000110)_2$$

Step IV: Single precision (IEEE):

$$\underbrace{0}_{S(1)} \underbrace{10000110}_{E(8)} \underbrace{11101011010}_{M(23)}$$

(b) 4/16

$$= 0.0625$$

Step I: Binary Conversion:

$$(0.0625)_{10} \rightarrow (0.0001)_2$$

Step II: Normalisation:

$$(-1)^0 \times 1.0 \times 10^0 \times 2^{-4}$$

Step III: Biased Exponent:

$$-4 + 127 = 123$$

$$(123)_{10} \rightarrow (1111011)_2$$

Step IV: Single precision (IEEE):

$$\underbrace{0}_{S} \underbrace{111011}_{E} \underbrace{0}_{M}$$

Qo3o

Soln:-

Normalisation:

Normalisation in IEEE floating point refers to the case where the fraction is at least  $1/b$ , where  $b$  represents base.

Excess-exponent:

Excess-exponent in IEEE floating point refers to the representation of negative exponents, i.e., it defines the placement for decimal points.

Special Values:

Special values in IEEE floating point refer to the bit patterns whose exponent field is all zeros or all ones have special values or meanings.

Qo4o

Soln:-

Assumptions:

Fetch routine starts at location 0.

BRM macroinstruction at location 10.

10: IF ( $AC_0 = 1$ ) THEN  $CAR \leftarrow 12$  ; ELSE  $CAR \leftarrow (CAR + 1)$

11:  $CAR \leftarrow 13$  ;  $PC \leftarrow (PC) + 1$

12:  $PC \leftarrow (IR(\text{address}))$

13:  $CAR \leftarrow 0$



Q.5.

Soln:

Three inputs:  $x, y, z$ .

Three output:  $A, B, C$

when, Binary input : 0, 1, 2 or 3; Binary output : 1, 2, 3 or 4

when, Binary input: 4, 5, 6 or 7; Binary output: 3, 4, 5 or 6.

Making truth table:

$x$	$y$	$z$	$A$	$B$	$C$
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

K-map for respective outputs:

$x \backslash yz$	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$A = xz + xy + yz$$



$x \backslash yz$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$B = x'y'z + x'y'z' + xy'z' + xyz' = x \oplus y \oplus z$$

$x \backslash yz$	00	01	11	10
0	1	0	0	1
1	1	0	0	1

$$C = z'$$

Logic - diagram for respective outputs:



The so-obtained Combinational Circuit:



Q.6.) Ans) (c) 10101010....1010

Q.7.) Ans) (B) Either S1 or S2

Q.8.) Ans) (D) I, II and III

Q.9.) Ans) (c) (i) and (iv)

Q.10. Ans) (A) C1640000H

Q.11. Ans) (D) Hardwired control, Horizontal micro-programming, Vertical micro-programming