NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR CACHAR, ASSAM

LABORATORY EXCERCISE BOOK

BOTECHO IIIRO SEM.

NAME: SUBHOTIT GHIMIRE

SCH. ID.: 1912160

BRANCH: C.S.E. - B

SUBJECT: MICROPROCESSOR LAB

CODE: EE224

→ ×1 []	40	Vec (+54)
→ ×2 = 2	39	HOLD
< 0VT □ 3	38	HLDA>
← \$0D - 4	37	CLK (OUT)-
→SID = 5	36	RESET IN -
→TRAP [6	35	READY Z
→ RST 7.5 [7	34	I IOIM ->
→ RST 6.5 = 8	33	S ₁ >
→ RST 5.5 □	32	$\overline{RD} \longrightarrow$
-> INTR	8085 A 31	₩R ->
← INTA _ !	30	ALE ->
←→ AD _o □1	۹ 29	50 →
$\longleftrightarrow AD_{\perp} \Box_{\perp}$.3 28	A15
$\longleftrightarrow AD_2 = 1$	14 27	ALL ->
$\leftrightarrow AD_3$	-5 26	- A13
→ AD ₄ □ 1	١6 ٤٢	A12 ->
→ AD _S □ 1	7 24	1 Au ->
← AD ₆	23	A10 ->
↔ AD ₇	19 22	A9>
(GND) VSS =	20 21	A8>

figure: Pin Diagram of 8085 Microprocessor

EXPLANATION OF 8085 MP PINS:

- 1. A8-A15 (Output): These are address bus and used for the most significant bits of the memory address.
- 2. ADo ADa (Input/Output): These are time multiplexed address data bus and are used for the least significant 8 bits of the memory address during the first clock cycle and then for data during the second and third clock cycles.
- 3. ALE (Address Latch Enable): It goes high during the let clock cycle of a machine. It enables the lower 8 bits of the address to be latched either in the memory or enternal latch.
- 4. IOIM: It is a status signal; when it goes high,
 the address on the address bus is for IIO device,
 otherwise for memory.
- 5. S. These are status signals to distinguish various types of operation.
- 6. RD (Output): It is used to control read signal.
- 7. WR (Output): It is used to control write operation
- 8. HOLD (Input): It is used to indicate that another device is requesting the use of address and data bus.

,	,	
/	/	
/	/	

- 9. HLDA (Output): It is an acknowledgement signal used to indicate HOLD request has been received.
- 10. INTR (Input): When it goes high, the microprocessor suspends its normal sequence of operations.
- INTA (Output): It is an impart interrupt acknowledge ment signal sent by MP after INTR is received.
- 12. RST 5.5, 6.5, 7.5 and TRAP: These are various interrupt signals. Here, TRAP has the highest priority.
- 13. RESET IN (Input): It resets the PC to zero.
- 14. RESET OUT (Output): It indicates CPU being reset.
- 15. X1, X2 (Input): This circuitry is required to produce a suitable check for operation of the MP.
- 16. Cir (Output): It is clock output for the uses.
 Its frequency is same at which processor operates.
- 17. SID (Input): It is used for data lines for serial input.
- 18. SOD (Output): It is used for data line for serial output
- 19. Vcc: It is the +5 volts supply.
- 20. Vcs: It is a ground reference

AIM: ADDITION OF TWO 8-BIT NUMBERS.
THEORY:
THEORY.
1 DOS OLLAN (ADTATA) Directive receives the starting
1. ORG Address (ORIGIN) Directive reserves the starting
address for Program Code or data in specified
memory sursy.
2. LXI H (LOAD ADDRESS PAIR IMMEDIATELY) LOAds 16-bit
data in register pair designated by operand.
3. MOV A, M (MOVEM TO A) copies the data type
into accumulator from the memory specified by
the address in H-L pair.
4. MUI (MOVE IMMEDIATE DATA) moves immediate value
to specified register.
5. INR R (INCREMENT REGISTER) increment the specified
register content by 1.
6. INX HITNCREMENT REGISTER PAIR) increments the
contents of the register pair by one.
7. ADD M (ADDITION) adds the contents of memory
to securialistor.
8. RST 1 (RESET) finishes the enecution of the
current instruction and stops any further execution
9. DB (DEFINE BYTE) Directives defined to store values
in specified memory 87729.
3 3

			/	_/				
	FLOW CHART:							
		make a second of the second of						
	START							
	Initialize Memory Register by							
- S	loading content in HL							
		<u> </u>	where into Accumulator					
4	Load first number into Accumulator							
4	There	ement HCp	air for next number					
	1.14 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	1						
*	Ad	9 Secrimals	stor with M. Reg.					
	· · · · · · · · · · · · · · · · · · ·		and the same of th					
	Incres	ment HL P	air for M. Reg. initialisation					
			Me Lastes					
	Load	accumulato	result into M.Reg. Location					
	HALT							
	PROGRAM:							
	#ORG 7000	H						
	Meniory Address		Comments	Hencod				
	7000	LXI H,	Get address of 1st no. in HLpair					
		2.1 1.,	Control of the contro	ΟL				
	7001			75				
.1	7002	21010	lab.	7-				
	7003	MOV A,M	Move number into accumulator	23				
	7004	HXMI	HL points address	86				
	7005	ADD M	Add the 2nd number	23				
	7006	TNXH	HI points	77				
	7007		Store result in	CF				
	800F	RST 1	Store input at the address	CF				
	# ORG 7501H		Get two 8 bit no. in successive 1	ocation				
	# DB L2H, L3H		2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	The threshold				

