NATIONAL INSTITUTE OF TECHNOLOGY STICHAR
CACHAR, ASSAM

LABORATORY EXERCISE BOOK

B. TECH, ITT RD SEM.

NAME: SUBHOTIT GHIMIRE

SCH. ID.: 1912160

BRANCH: CSE - 'B'

SUBJECT: CIRCUIT AND SWITCHING LAB

CODE : EC-222

		-
	AIM: ANALYSIS AND SYNTHESIS OF MULTI-BIT SEQUENTIA CIRCUITS USING SHIFT REGISTERS.	<u></u>
5	HEORY:	
	A REGISTER capable of shifting information either to	
4	right or left is called a shift register. In a shift	3
,	register, the flip-flops are connected in such a wa	<i>i</i> cy
	that the binary bits are entered into the ehift	0
1	register, shifted from one location to another and	
	finally shifted out. There are different types of	
	enift registers, namely - Serial-In-Serial-Out (ST	(02)
	Serial-In-Parallel-Out (SIPO), Parallel-In-Parallel	
	(PIPO) and Parallel-In-Serial-Out (PISO).	
	*	
	4-Bit Shift Register:	
~	The SN54/74LS95B is 24-bit	
1	Shift Register with serial and	2
	parallel synchronous operating Ds L	Vce
	modes. These operating modes Po 2	Q.
		Q,
	Prout (S). The serial chift right - 74LS95B -	
	and parallel load are activated 2 =	_ Q ₂
	by separate clock inputs which P3 5	ه]a,
	are selected by a mode control s 6	CP
	, <u> </u>	8 05
1	. `	
1	from the serial or parallel D	
	imputs to the Q outputs	10
	Synchronous with the High to fig.: 5.1: 74LS95B, 4-	
	LOW transition of appropriate clock input. Shift Regist	er.

PIN NAMES: (25 seen in fig 5.1) D: " Serial Data Input Parallel Data Inputs S: Mode Control Input GIND: Ground CP, : Serial Clark (Active LOW Going Edge) Input CP2 : Parallel Clock (Active LOW Going Edge) Input Qo-Q3: Parallel Outputs Vcc: Voltage Common Collector. FUNCTIONAL DESCRIPTION: The SN54174LS95B is 2 4-bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (De) and four parallel (Po-Pa) Data inputs, and four Parallel (Go-Gs) Data Outputs. The serial or parallel mode of operation is controlled by & Made Control Input (5) and two Clock Inputs, CP, and CP, . When the Mode Control Input (S) is HIGH, CP2 is enabled. A HIGH to LOW transition on enabled CP, directly loads parallel data from the Po-Pa inputs to the Qo-Q3 Outputs. When the mode Control Input is LOW, CPI is enabled A HIGH to LOW transition on an enabled CPI transfers the data from Serial Input (Ds) to Qo and Shifts the data in Qo to Q1; Q1 to Q2; Q2 to Q8 respectively (right-shift). For normal operation, Schould only

Change states when both Clock inputs are LOW-

However, Changing S from LOW to HIGH while

CPO is HIGH, or changing & from HIGH to LOW will not cause while CPI is HIGH and CP2 is LOW will not cause any changes on the register outputs.

***	OPERATING		147	TUS	S	-	0	970	UTS	,
	MODES		CP,	CP2	\mathcal{D}_{s}	Pn	Q.	Q	Q ₂	Q3
-	0.12	L	1	×	1	×	L	q _o	9,	9,2
	Parallel load	Н	×	\textsup \te	×	<i>b</i> "	Po	b"	P2	P ₃

figure 5.2: Truth Table

Here, lon the figure 5.2),

L: is low voltage level

H: is high voltage level

x: is don't care

l: is low voltage one set-up prior to the

high to low clock transition

h: is high voltage one set-up prior to the

high to low clock transition.

Pr: is the state of referenced input




fig. 5.3: Logic Diagram of 74LS95B

Circuit Diagram




fig. 5.4.: Circuit Diagram of 74LS95B

Observation




fig. 5.5: Timing Diagram of 74LS95B

RESULT:
 The timing diagram was obtained as shown in figure 5.5 after inserting all the inputs. The multi
figure 5.5 2fter inserting all the inputs. The multi
bit sequential circuit was the successfully
analysed and synthesized using shift registers.

ATM: TO VERTEY THE TRUTH TABLE AND TIMING DIAGRAM

OF 4-BIT SYNCHRONOUS PARALIFL COUNTER AND

4-BIT ASYNCHRONOUS PARALIFL COUNTER BY

USING JY FLIPFLOP TCS AND ANALYSE THE

CTROUTT OF 4-BIT SYNCHRONOUS PARALIFL

COUNTER AND 4-BIT ASYNCHPONOUS PARALIFL

COUNTER WITTH THE HELP OF IED'S DISPLAY.

THEORY:

A counter is a device which stores (and sometimes displays) the numer of time a particular event or process has occurred, often in relation to clock signal. Counters are used in digital electronics for counting purpose, they can count specific event happening in the circuit. For example, in UP counter, a counter increases count for every rising edge of clock. Counters are broadly categorised into two - (i) Asynchronous counter.

(ii) Synchronous Counter.

1. Asynchronous Counter:

In asynchronous counter, we don't use universal clock only first flipflop is driven by main clock and the clock inputs of rest of the following counters is driven by output of previous flipflops.

High

Clock in a like the following counters is the counters in the counters is the counters in the counters in the counters is the counters in the counters in the counters in the counters is the counters in the count

fig. 6.L. Asynchronous Counter Circuit





fig. 6.2: Timing Diagram of Asynchronous Counter

	It is evident from the timing diagram that Qo is
	changing as soon as the rising edge of clock pulse
	is encountered; Quis changing when rising edge of
	Qo is encountered (because Qo is like clock pulse for
A STATE OF THE STA	second flipflop) and so on. In this way, ripples are
	generated through Qo, QL, Qo and Qz, and hence this
	Counter is also called RIPPIE counter.
	Carrier is give tailed
	2. Synchronous Counter:
	Unlike the asynchronous counter, the synchronous counter
	how one global clock which drives each flipflop so
	output changes in parallel. The one advantage of
	output changes in parallel income is that it can
	synchronous over asynchronouscounter is that it can
	operate on higher frequency than asynchronous counter
	as it does not have cumulative delay because of
	the same clock given to each flipflop.






fig. 6.4: Timing Diagram of Synchronous Counter

From the timing diagram above, we see that Qobit is gives response to each falling edge of clock while is a dependent on Qo; Qo is dependent on Quand; Qo, and finally Qo is dependent of Qo, Quand Qo.




fig. 6.5: 4-Bit Asynchronous Parallel Counter using J-K Flip-Flop




fig. 6.6: Bit Synchronous Parallel Counter using J-K Flip-Flop

OBSERVATIONS:

Seriol No Clack Q3 Q2 Q1 Q6 1 0 × × × × × 2 1 0 0 0 0 0 3 2 0 0 0 1 4 3 0 0 1 0 5 4 0 0 1 1 6 5 0 1 0 0 7 6 0 1 0 1 8 7 0 1 1 0 9 2 0 1 1 1 10 9 1 0 0 0 11 10 1 0 1 0 12 12 1 0 1 0 13 12 1 0 1 0 14 15 14 1 1 0 1 16 15 1 1 1 1 17 16 1 1 1 1								1	
1 0 × × × × × × × × × × × × × × × × × ×	1	Serial No	Clock	Q_3	Q2	Q,	Q.		
2 1 0 0 0 0 0 0 1 3 2 0 0 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0						,	×		
3 2 0 0 0 1 4 3 0 0 1 0 5 4 0 0 1 1 6 5 0 1 0 0 7 6 0 1 0 1 8 7 0 1 1 0 9 8 0 1 1 1 10 9 1 0 0 0 11 10 1 0 1 0 12 12 1 0 1 0 13 12 1 0 0 14 18 1 1 0 0 15 14 1 1 0 0 16 15 14 1 1 0						1	0		
4 3 0 0 1 0 5 4 0 0 1 1 6 5 0 1 0 0 7 6 0 1 0 1 8 7 0 1 1 0 9 2 0 1 1 1 10 9 1 0 0 0 11 10 1 0 0 0 12 12 1 0 1 0 13 12 1 0 0 0 14 18 1 1 0 0 15 14 1 1 0 1 16 15 1 1 1 1 17 16 1 1 1 1 1						0	7		
5 4 0 0 1 1 6 5 0 1 0 0 7 6 0 1 0 1 8 7 0 1 1 0 9 8 0 1 1 1 10 9 1 0 0 0 11 10 1 0 1 12 12 1 0 1 0 13 12 1 1 0 0 14 18 1 1 0 0 15 14 1 1 1 0 1 16 15 1 1 1 1 0							0		
6 5 0 1 0 0 7 6 0 1 0 1 8 7 0 1 1 0 9 8 0 1 1 1 10 9 1 0 0 0 11 10 1 0 0 1 12 12 1 0 1 0 13 12 1 1 0 0 14 18 1 1 0 0 15 14 1 1 0 0 16 15 1 1 1 1 0 17 16 1 1 1 1							7		
7 6 0 1 0 1 8 7 0 1 1 0 9 2 0 1 1 1 10 9 1 0 0 0 11 10 1 0 0 1 12 12 1 0 1 0 14 18 1 1 0 0 15 14 1 1 0 0 17 16 15 1 1 1 0 17 16 1 1 1 1 1 1	1			-			0		
8 7 0 1 1 0 9 8 0 1 1 1 1 10 9 1 0 0 0 11 10 1 0 0 1 10 11 1 0 1 0 12 12 1 0 1 1 14 18 1 1 0 0 15 14 1 1 0 0 16 15 1 1 1 0	+						7		
9 8 0 1 1 1 10 9 1 0 0 0 11 10 1 0 0 1 12 11 1 0 1 0 14 18 1 1 0 0 14 18 1 1 0 0 15 14 1 1 0 1 16 15 1 1 1 0	\top					7			
10 9 1 0 0 0 11 10 1 0 0 1 10 11 1 0 1 0 11 12 1 0 1 0 11 18 1 1 0 0 11 15 14 1 1 0 1 16 15 1 1 1 1 0 17 16 1 1 1 1	+						7		
10 1 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1					0	0	O		
10 11 1 0 1 0 10 12 1 0 1 1 13 12 1 0 0 14 18 1 1 0 0 15 14 1 1 0 1 16 15 1 1 1 0 17 16 1 1 1	-				0				
19 12 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	+						0		
14 18 1 1 0 0 14 18 1 1 0 1 15 14 1 1 0 1 16 15 1 1 1 0 17 16 1 1 1									
15 14 1 1 0 1 16 15 1 1 1 0 17 16 1 1 1 1	+						0		
15 14 1 1 0 16 15 1 1 1 1 1 17 16 1 1 1 1	+								
17 16 1 1 1	+								73
17 16 1 1									
		1.4	7.6	7	7			<u> </u>	

Table: 6.1: Asynchronous Parallel Counter
Truth Table

OBSERV	ATTONC.	
The second secon		

		-					
 -	Serial No	Clock	Q_3	Q2	Q,	Qo	
-		0	×	×	×	×	
	2	7	0	٥	0	0	
	3	2	0	0	0	7	
	4	3	0	0	7.	0	
	5	Ц	0	0	1	7	
	6	5	0	7	0	0	
	7	6	0	7	0	7	
	8	7	0	7	7	0	,
-	9	8	0	7	7	7	
	10	9	7	0	0	0	
	LL.	70	7	0	0	7	
	10	77	7	0	7	0	
	13	\2	7	0	7	7	
	14	18	7	7	0	0	
	15	14	7	7	Ō	7	
	T6 .	15	7	7		0	
	17	76	1	7			
			<u> </u>	7		7	

Table 6.2: Synchronous Parallel Counter Thath Table




fig. 6.7: Time Diagram of Asynchronous Parallel Counter




fig. 6.8: Time Diagram of Synchronous Parallel Counter

10	RESULT:
	The truth table for Asynchronous Parallel Counter
	and its timing diagram were obtained as shown
	in the table 6.1 and fig. 6.7, respectively.
	2nd the truth table and the timing
	diagram for Synchronous Parallel Counter were
	obtained as shown if the table 6.2 and
•	fig. 6.8, respectively
	1,0