Subhojit Ghimire

UG END SEMESTER EXAMINATION, 2021

BRANCH : CSE

SCH ID: LOLDIGO

Subsect: Computer Architecture and Organisation.

SUBTECT CODE: CS205

SEMESTER: II'M

DATE: May 44, 2021

<u>Q.10</u>

1.0(a) Ang: The effective MIPS rate,

MIPS roke $[n\alpha + (1-\alpha)]n$ = $(n\alpha - \alpha + 1)n$

 $\frac{1ab}{Am}$: Given, n = 82 n = 8 mips MIPS rate = 80

Placing the values in the empression obtained in I(a),

$$\alpha \propto = \frac{9}{31}$$

<u>Q.20</u>

.. The total number of processor cycles needed to enecute the given code segment, ignoring all other time delays is 1664 cycles.

$$\frac{2a(b)}{64}$$
 $\frac{1664}{64}$ = 26

instruction time on SIMD machine, ignoring instruction broadcast and other delays is 26 clock cycles.

$$= \frac{L664}{26}$$

= 64 times

Q.30 A

3. (a) Aus: 2048 bytes 1 sector.

64 sectors pertrack 512 tracks per surface 10 surfaces

30(b) Aus: Seektime + rotational delay + track to track
= LOMS + 8.3 + 1.5 mS

= 77.8 WZ

30(c) Aw: BMB = 6,291,456 bytes

 $\frac{6,291,456}{131,072}$ = 48 tracks

48* 64 = 3072 sectors.

. . 48 tracks, 3072 sectors, 4.8 cylinders.

3,(d) Aus:

0040

4.(1). Aus: Bus arbitration method:

It is a process by which the current bus master accesses and then leaves the control of the bus and passes it to another bus requesting processor unit.

40 (111)0 Au: Direct Mapping:

It is a type of mapping where a particular block of main memory can map to only one particular line of the enter cache.

40 (iv). Aus: Set associative mapping.

It is a type of mapping where the drawbacks of direct mapping are removed. In this type, the problem of possible thrashing in direct mapping is addressed by grouping few lines together creating a set instead of a single line.

4. (V). Aus: Page replacement algorithm:

It decides which memory page is to be replaced. The process of replacement is replaced. The process of replacement is sometimes called swap out or write to disk. It is done when requested page is not found in the main memory.

Qo50 Aus:

(a) -> Aws) P-N + 1092K

 $(b) \rightarrow \underline{Aw}$) 32

(C) -> Aw) interrupt register

(d) -> Aw) address space

(e) -> Am) independent request

(f) Au instruction is not executed exception is served immediately

(g) -> Au) Bus arbitrator

(h) > Aus) mapping process.