Sulved

Subject Computer Architecture and Organisation.
Subject Code: CS205

Name: Subhojit Chimire

Sch Id: 1912160

Branch : CSE - B

UG Mid Sem Examination, 2021 Semester: II+h Date: Lo+h March, 2021

Gola:

(a) xT: AR - AR, AR - O

The value is stored as well at cleared at the same time, which is not possible.

Livitions of All Nottethornyon Less

(b) yT: R1 ← R2 , R1 ← R3

The values R2 and R3 are stored in R1 at the same time, which is not possible.

(c) 2T: AR, PC EPC+L

The value of PC is incremented the same time LPC+1) is being stored in PC, i.e., two process at the same time, which can not be possible. Q.2. Som: (a) 245.625.

Step I: Binary Conversion: (245.625)20 -> (11110101.101)2

Step II: Normalisation:

Step III: Biased-emporent: 7 + 127 = 184(134) 10000110) 2

Step II: Single precision (IEEE):

= 0.0625

Step I: Binary Conversion: (0.0625)10 -> (0.0001)2

Step II: Normalisation: (-L) x L.0 x L0 x 2-4

Step III: Biased Exponent: -4 +127 = 128 (12320 -> (1111011)2

Stop D. Single precision (IEEE):

S TTTOTT O

2030 Solvi

Normali sation:

Normalisation in IEEE floating point refers to the case where the fraction is at least 116, where 6 represents base.

Excess-enponent:

Excess-exponent in IEEE floating point refers to the representation of negative exponents, i.e., it defines the placement for decimal points.

4-> SA

Special Values:

Special values in IEEE floating point refers to the bit patterns whose exponent field is all zeros or all ones have special values or meaning

Colo- Assumptions:

Fetch routine starts at location 0. BRM macroinstruction at location. LO.

Leone 200 FR Lower SD PARTY SN

LO: IF (ACo=1) THEN CAR ~ 12; ELSE CAR ~ (CAR +1)

LL: CAR ~ 13; PC ~ (PC) +1

12: PC ← (IR (address))

13: CAR 60

Souland

Q.5.

Three input: M, y, Z.

Three output: A,B,C

when, Sinary input: 0,1,2 or 3; Binary output: 1,2,3 or 4

when, Einary input: 4,5,60,7; Sinary output: 3,4,50,6.

Making truth table:

truth table:					
n	4	Z	A	B	C
0	0	0	0	0	7
0	0	الد معلان	· · · · • • • • • • • • • • • • • • • •	14 <b>1</b>	0
0	7	0	0	1	7
0	7	1 L vc	1	5/0/	00
7	0	0	0	7	7
7	0	7	1.01 x 2	0	00
1	7	٥	7	0	7
7		(7	200	T	0

K-map for respective outputs:

yz	00	07	77	10
0	0	0		101
7	0	I	10	D

A = xz+xy+yz

202	00	07	11	TO	
0	0	\ <u>\</u>	0	7	
7	1	0	1	0	
1 3 V	100		- 12	134111	1

B= x'y' Z + x'y Z'+


24121+242 = 20402


		and the second second second second			
1/2	೦೦	20	77	70	
0	D	0.	0	I	
٦	7	10	10	1	
_					7
C = z'					

(208 c) Ara)

(47) -20


Logic - diagram for respective outputs:





z-00-C

The so-obtained Combinational Circuit:



Q-6-) Ans) (C) LOZOZOZO... LOZO

Q.7.) And) (B) Either SI or S2

Qo80) And III and III

Q. 9.) And (iv)

Q. LO. Ans) (A) CL640000H

Qallo Ans) (O) Hardwired control, Horizontal microprogramming vertical micro-programming