

Name: Subhojit Ghimire

Sch Id.: 1912160

Subject: Microprocessor and Microcontroller

Subject Code: EE223

Semester: IIIrd

Date: 17th October, 2020 (Saturday)

UG Mid Sem Examination, 2020

Branch: CSE


Q.1.

(a) Ans)


RISC :- IBM PowerPC; ARM6; 8085; Hitachi; SUNSPARC

CISC :- 8086; Pentium; 6800

(b) Ans) : RISC (Reduced Instruction Set Computer) is a CPU design plan based on simple orders and acts fast. This architecture can be represented as the diagram below.



CISC (Complex Instruction Set Computer) is a CPU design plan based on signal commands, skilled in executing multi-step operations. This architecture can be represented as following diagram:



Qo1o (c) Ans: Von-Neumann architecture:




fig.: Block Diagram.

Merits of VonNeumann Architecture:

- (i) It takes less physical space.
- (ii) It handles only one memory block which is simpler and easier to achieve.
- (iii) It is comparatively cheaper.

Demerits of VonNeumann Architecture:

- (i) A defective program can overwrite another in memory due to shared memory, which may cause it to crash.
- (ii) The CPU often sits idle because it is faster than the data bus.
- (iii) Given that data and instruction share same data bus, the rate of performance is slower.

Qo2o

(a) Ans) There are generally 5 types of addressing modes:

- (i) Direct Addressing Mode: E.g.: LDA 2500H
- (ii) Register Addressing Mode: E.g.: MOV A, B
- (iii) Register Indirect Addressing Mode: E.g.: MOV A, M
- (iv) Immediate Addressing Mode: E.g.: MVI A, 05H
- (v) Implicit Addressing Mode: E.g.: CMA


Q.3. (b)

Ans: Given, Instruction : MVI A, 42H

At location 4000H \rightarrow 3EH is stored.

At location 4001H \rightarrow 42H is stored.

Timing diagram for executing the instruction:



At 5 MHz clock frequency, the time needed to execute

$$\text{the instruction} = \frac{\text{No. of T states}}{\text{clock frequency}} = \frac{7 T}{5 \times 10^6} = 1.4 \mu\text{s}$$

Q.4.

Ans: Program:

LXI H, XX70H

LXI B, XX90H

LOOP: MOV A, M

CPI 0DH

JZ OUTPUT

CPI 30H

JC SKIP

CPI 39H

JNC SKIP

STAX B

INX B

SKIP: INX H

JMP LOOP

OUTPUT: HLT

Q.5.)

Ans:

MVI B, 14H

LOOP2: LXID, 16-BIT

LOOP1: DCX D

MOV A, D

ORA E

JNZ LOOP1

DCR B

JNZ LOOP2

7T

10T

6T

4T

4T

10/7T

4T

10/7T

LOOP1

LOOP2

Required time delay is 2 sec.

$$\begin{aligned} \text{Time Required to run inner loop1} &= (6+4+4+10) \times \text{Count} - 3 \\ &= 24T \times \text{count} - 3T \end{aligned}$$

$$\begin{aligned} \text{Time Required to run outer loop2} &= 7T + 10T + (\text{LOOP1})T + \\ &= (4T+10T) \times 20 - 3T \end{aligned}$$

$$T_L = 4T + (24T + 24 \times \text{count} T - 3T) 20$$

Given, $T_L = 2 \text{ sec}$

$$T = 0.5 \times 10^{-6} \text{ sec}$$

$$\text{So, } \frac{2 - 4(0.5 \times 10^{-6})}{20 \times 0.5 \times 10^{-6}} - 21 = 24 \text{ count.}$$

$$\therefore \text{count} = (8332)_{10}$$

$$\therefore \text{count} = (208C)_{16}$$