NATIONAL INSTITUTE OF TECHNOLOGY STICHAR
CACHAR, ASSAM

LABORATORY EXERCISE BOOK

B. TECH, ITT RD SEM.

NAME: SUBHOTIT GHIMIRE

SCH. ID.: 1912160

BRANCH: CSE - 'B'

SUBJECT: CIRCUIT AND SWITCHING LAB

CODE : EC-222

AIM: ANALYSIS AND SYNTHESIS OF SEQUENTIAL CIRCUITS
USING BASIC FLIP-FLOPS.

THEORY:

The logic circuits whose outputs at any instant of time depend not only on the present input by but also on the past outputs are called sequential circuits. The complexit kind of sequential circuit which is capable of storing one bit of information is called latch. The operation of basic latch can be modified, by providing an additional control input that determines, when the state of the circuit is to be changed. The latch with additional control input is called the Flip-flop. The additional control input is either the clock or enable input. There are four basic types of flip-flops:

1) SR flipflop

3) D flipflop

2) TK flipflop

4) T flipflop

1) SR Flipflops: The SR flipflop basically consists of two NOR gates and also two NAND gates. It can also be made using only NAND gates.





fig. 7.1: Clocked NOR based SR flipflop fig. 7.2: Clocked NAND based SR Flipflop



3) D flipflops: D flipflop captures the D-input value at the specified edge (ie, rising or falling) of the clock.




fig.: 7.9: D flipflopusing Jkflipflop fig. 7-10: NAND-Bowed D flipflop

D	Qth		
0	T		
1	7		

fig. 7.11: Truthtable of D flipflop

Synthesis using Flipflop:

We can verify the operation of a serial (sequential) adder (1 bit full adder) carry output of a one bit full adder can be fed back to the input of a D flipflop. The output of this flipflop can be fed back to the carry input of that adder.




fig. 7.12: Verification of the functionality of 3 combinational circuit using sequential element (flipflop)




fig. 7:13: Gate diagram of Combinational Circuit (1 bit full adder)

	A ·	В	Cin	Sum	Court	
	0	0	0	0	0	
	0	7	0	7	0	
	\mathcal{T}	0	0	T	0	
	7	7	0	0	7	
	0	. 0	7	7	0	
	0 -	7	7	0	T	
	7	0	7	0	7	
	7	7	. 7	7	7	

fig. 7.14: Truth table of a 1 bit full adder




fig. 7.15: Circuit Diagram of SR FlipFlop




fig. 7.17: Circuit Diagram of D Flip FLop




fig. 7.16: Circuit Diagram of JK FlipFlop




fig. 7.18: Circuit Diagram of 1bit Full Adder using D FlipFlop




fig. 7.19: Timing Diagram of SR Flipflop

fig. 7.20: Timing Diagram of JK Flipflop




fig. 7.21: Timing Diagram of D Flipflop

RESULT:
The timing diagrams were obtained as shown in fig. 7.19,
7.20, 7.21 refter inserting all inputs correctly in the
 circuits as shown in fig. 7.15, 7.16 and 7.13. In fig.
7.18, Serial 1 bit full adder was made using Oflipflep
 Hence, the sequential circuits were analysed and synthesical using the basic gates.