NATIONAL INSTITUTE OF TECHNOLOGY STICHAR CACHAR, ASSAM

DEC, 2020

BoTECHO IIIRD SEMESTER

in the state of the US ground and mystic state

and in shirt grand didet branch and with no

SUBJECT : EC-221

PROJECT ON: DESIGN OF A THREE-STAGE SYNCHRONOUS

COUNTER TO REPEAT THE NUMBER

SEQUENCE: O, L, 3, 2, 6, 7, 5, 4 IN

BINARY USING JK FLIPFLOPS AND K-MAPS.

SUBMITTED BY:

Name: Subhojit Ghimire

Branch: CSE-B

Sch. Id.: 1912160

UNDER THE GUIDANCE OF:

Dr. S.K. Tripathy

Assistant Professor

Debartment of ECE

NIT Silcher

Number Sequence : 0, 1, 3, 2, 6, 7, 5, 4

In binary: 000 > 001 > 011 > 010 > 110 > 111 >

101 > 100

Clearly, the synchronous counter we are dealing with counts the Gray code, hence, this project can also be named 3-bit Gray code counter.

STEP I: State Diagram:

The 3-bit Gray code counter has no inputs other than the clock and no outputs other than the outputs taken off each flip-flop in the counter.




fig. : State diagram for 3-bit Gray code Courreter

STEP II: Nent-State Table:

The next state is the state that the counter guesses to from its present state upon application of a clock pulse. The next-state table is derived from the state diagram and for the 3-bit Gray code counter, the next-state table is as follows:

٠					
PRESENT STATE			NEXT	XT STATE	
\mathbb{Q}_2	1-10 L	0:	Q.	QI	Q
0	V 6	0	01	0	
0	0	7	0	7	T
0	7	\mathcal{T}_{-}	000	10 1 <u>1</u> 1 17 17	0
0	7	0	\mathcal{T}	7	0
7	7		7	7	7
7	.) 1	7	T	0	7
7	0	, T	7	0	
<u></u>	14 O	O	0		0

Table: Nent-State table for 8-bit Gray Code Counter

STEP III: FLIP-FLOP Transition Table:

OUTPUT TRANSITIONS			FLIP-FLOP	INPUTS
Qn	2 p	Q 11+1	Z 3)	K
0		0	0	*
0	\longrightarrow	\mathcal{T}	T	×
7	→	0	*	7
7	\rightarrow	, + + - \(\frac{1}{2} \frac{1}{2} \tag{1}{2} \tag{1}{2} \tag{2} \tag{2}		0

Table: Transition table for a J-K flipflop

To design the counter, the transition table is applied to each of the flip-flops in the counter, based on the next-state table. For example, for the present state 000, Qo goes from a present state of 0 to a next state of 1. To make this happen, To must be a 1 and Ko is don't care $(T_0=1, K_0=x)$. Next, Q1 is 0 in the present state and remains 0 in the next state. For this transition, $T_1=0$ and $K_1=x$. Similarly, for G_2 , it is 0 in the present state and remains 0 in the next state. Next $G_2=x$.

STEP TO: Karnaugh Maps:




fig: Karnaugh Maps for prevent State Jand Kinputs

STEP I: Logic Expressions for Flipflop Input:

From the K-maps above, the following enpressions for the I and K inpust of each flipflop are obtained:

$$Z_0 = Q_2Q_L + \overline{Q}_2\overline{Q}_L = \overline{Q}_2\overline{Q}Q_L$$

$$K_o = Q_2 Q_1 + Q_2 Q_1 = Q_2 \oplus Q_1$$

STEP II: Counter Implementation:

This step is to implement the combinational logic from the expressions for the 3 and K inputs as obtained in Step-5 and to connect the flipflops to form the complete 3-bit Gray Code Counter as shown below.




fig.: 3-bit Gray Code Counter Circuit