NATIONAL INSTITUTE OF TECHNOLOGY STICHAR
CACHAR, ASSAM

LABORATORY EXERCISE BOOK

B. TECH, ITT RD SEM.

NAME: SUBHOTIT GHIMIRE

SCH. ID.: 1912160

SUBJECT: CIRCUIT AND SWITCHING LAB

CODE : EC-222

AIM: TO VERIFY THE TRUTH TABLE AND TIMING DIAGRAM

OF RS, JK, T AND D FLIP-FLOPS BY USING

NAND AND OR GATES ICS AND ANALYSE THE

CIRCUIT OF RS, JK, T AND D FLIP-FLOPS WITH

THE HELP OF LEDS DISPLAY.

THEORY:

A flip flop is an electronic circuit with two stable states that can be used to store binary data. The stored data can be changed by applying varying inputs. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications and many more.

1. RS Flipflop: The basic NAND gate Rs flipflop
circuit is used to store the data and thus
provides feedback from both of its outputs again
back to its inputs. The Rs flipflop has three
inputs - SET, RESET and its current output Q
relating to its current state.

	7				-	
R-Carried I	CLK	S	R	Q	STATE	,
T. Doga	×	0	0	No Change	Previous	
CP	1	0	7	0	Reset	
LDa Q'	•	7	0	1	8et	
s——	1	7	7	-	Forbidder	

fig-3.1.: RS flipfiop

fig. 3.2: Characteristics table of RS flip flop.

2. D flipflop: A D flipflop has a single data input. This type of flipflop is obtained from the SR flipflop by connecting the R input through an inverter, and the S input is connected directly to data input. This modified clocked SR flipflop is known as D flipflop.

Dog	$\mathcal{O}$	reset	CLK	Q	Q'	
2019	0	0	0	٥	7	
CIK	- O	0		0	L	
LARD Q'	0	L	0	0	1	
720	Ø	1	<b>1</b> / <sub>2</sub> /	0	7	
fig.: 3.3: D flipflop	1	0	٥	0	7	
	7	0	7	7	0	,
* 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.1.1	7	0	0	T	
the state of the s	7	$ T\rangle$	7	0	<b>T</b>	

fig.: 8.4. Characteristics table

3. TK flipflop: In a RS flipflop, the input R=S=1 leads to an indeterminate output. The RS flipflop circuit may be re-pined if both the inputs are I then also the outputs are complement of each other.




fig.: 3.5: IK flipflop

CLK	Z	K	0,	Onn	Infearce	
0	×	×	_	_	latened	
<u> </u>	0	0	Ö	0	No Change	
7	0	0	7	7.	Nochange	
1	٥	7	0	0	Reset	
1	0	7	7	0	Reset	
· ·	7	٥	0	7	8et	
7	L	٥	1	7	Set	
7	7	T.	0	7	Togete	
1	1.7	7		0.1	Togale	
				3	00	

fig.: 3.6: Characteristics table of IK flipflop

4. T FlipFlop: Thipflop is also known as toggle flipflop.
The Thipflop is modification of the TK flipflop.
Both the TK flipflop are held at logic I and
the clock signal continuous to change




fig. 37: T flipflop

•

**(P)** 

-




fig. 3.9: Circuit Diagram of SR FlipFlop




fig. 3.10: Circuit Diagram of D FlipFlop




fig. 3.11: Circuit Diagram of JK FlipFlop





fig. 3.12: Circuit Diagram of T FlipFlop

## OBSERVATIONS:

Table	3.1: Tr	uth t	able of	of SR	.flipf	· Opl		•	•
S.No.	Clock	S	R	Q n. 1	Qn-1	Q	Q'	Remark	
L	0	0	0	×	×	ò	7	No Change	
2	7	0	7	0	1	0	7	Reset	(
3	7	7	0	0	7	7	.0	Set	
4	7	7	7	7	0	, 0	7	Divalid	

	Table	3.20	Prus	th tal	to ele	TV f	dolfair		•
**		Clock		K	Qn-1	Qn-1	Q	Ø,	Remark
	F	0	0	0	×	×	0	1	Nochange
	2	T	0	0	0	1. L.	0	7	Nochange
	3	· F		7	0	7	0	7	Reset
	4	T ]	. <i>T</i> .	0	0	7	7	0	Set
	5	T	7	7	7	Ó	0 .	7	Toggle







fig. 3.13: Clock Diagram of SR FlipFlop

fig. 3.14: Clock Diagram of SR FlipFlop

S.No.	Clock	D	. Qni	Qn-2	Q	Q'	Remark
7	0	0	×	×	0		Nocharge
2	0	7	0	7	0	T .	Nochange
3	7	.0	. 0 .	7	0	7	Reset
 4	7	7	0	7	7.	0	Set.

Table ?	3.4.:	Truth	table o	b T f	-lipflop	(#)		
S.No.	Clock	7	Qn-L	Qn-1	Q	Q'	Remark	
1.	٥	0	×	×	0	T .	No Change	_
٠2.	L	0	0	7	0	1	No Change	
3.	7	1	0	1	1	0	Toggle.	







fig. 3.15: Clock Diagram of D FlipFlop

fig. 3.16: Clock Diagram of T FlipFlop

	RESULT?
9)	The truth table and clock diagram for SR, JK, D and I
9)	flipflaps were obtained as shown in Table 3.1-3.4 and
	fig. 3.13 - 3.16, respectively.

AIM: TO AWALYSE THE CIRCUIT AND TRUTH TABLE OF 4-BIT SIPO SHIFT REGISTER BY USING ICT474 (O FLIPFLOP).

The SIPO (Seria) In Parallel Out) shift registers, the data is stored into the register serially while it is retrieved from it in Parallel-fashion. Figure 4.1. Shows an n-bit synchronous SIPO shift register sensitive to positive edge of the clock pulse. Here the data word which is to be stored (Data In) is fed serially at the input of the first flipflop (D1 of FFI). It is also seen that the inputs of all other flipflops (except the first flipflop FFL) are driven by the outputs of the preceding ones, like the input of FF2 is driven by the output of FF1. In this kind of shift register, the data stored within the register is obtained as a parallel output data word (Data out) at the individual output



pins of the Hipflops (Q1 to Qn).

fig. 4.1: n-bit Serial-In Parallel-Out Shift Register

Analysing on the same grounds, one can note that the n-bit input data word is obtained as an n-bit output data word from the shift register at the rising edge of the nth clock pulse. This working of the shift-register can be summarised as in Table 4.1 and the corresponding waveforms as given in figure 4.2.

Clock Cycle	Data in	Q <sub>1</sub>	Q			Q
1	B <sub>1</sub> —	→ B <sub>1</sub>	0 ,	12	1226	, 0
2	B <sub>2</sub> —	→ B <sub>2</sub> 、	B <sub>1</sub>	7	***	7 0
3	B <sub>3</sub>	→ B <sub>3</sub> 、	B <sub>2</sub> .	Z	***	0
4	B <sub>4</sub> —	→ B <sub>4</sub>	™ B <sub>3</sub> 、	7		70
5	B <sub>5</sub> —	→ B <sub>5</sub>	B <sub>4</sub>	7		3 0
6	B <sub>6</sub> -	→ B <sub>6</sub>	* B <sub>5</sub> .	Ä	10.000 10.000	70
(20)	15	3.83	м .	A		3
	75	160	iğ.		***	4
n	B <sub>n</sub> —	→ B <sub>n</sub>	*B <sub>n-1</sub>	7	10.0	<sup>™</sup> B <sub>1</sub>

Output of SIPO (right-shift) Shift Register

Table 4.1: Data movement in Right Shift SIPO Shift Register




Fig. 4.2: Output Waveform of n-bit Right Shift SIPO Shift Register

,	In the right shift SIPO shift register, data bits shift from left to right for each clock
	pulse. However if the data bits are made to
	Shift from right to left in the same design,
_	one gets a left shift SIPO shift-register as
	Shown in figure 4.3. Nevertheless, the basic
,	working principle remains the same except the fact that now Br down to Br is stored in
*	Qn down to Q1 i.e, Q1=B1, Q2=B2,
	Qn=Bn 2t the nth clock pulse.




fig. 4.3: n-bit Left Shift SIPO Shift Register

## Circuit Diagram




fig. 4.4: Circuit Diagram of 4-bit SIPO Shift Register

			TAPLE		المتما الماليا	al S-	IPO Shift Re	h* - l
0	S.No.		Input Data	100	02	Qr	Q.	dieter
	7	٥	0	0	0	0	0	
17	2	1	7	7 /	0	0	0,	
	3	2	٥	0	· 1	0	0	
	4	3	0	0	0	1 1	0	1
	5	. 4	0	0	, 0	0	L .	
	G	5	0	0	0	0	0	
		/	, x			4 (4)		•
	RESULT	:	7 × 2 × -	99	la ma	1 2 2		
	The &	ruth 1	eaple	for 4	·Bit	?eri21-7	in Parallel- shown in	Out
	11.19	0		,00	1-1-1	a h	dinion in	