
Sch Id.: 1912160 Subject: Microprocessor and Micro controller Subject Code: EE 228 Semester: III'd : 17th October, 2020 (Saturday) UG Mid Sem Examination, 2020 Branch: CSE 0.7. (a) Aus) RISC: - IBM PowerPC; ARMG; 8085; Hitachi; SUNSPARC CISC : - 8086; Pentium; 6800 RISC (Reduced Instruction Set Computer) is a CPU design plan based on simple orders and acts fast. This architecture can be represented as the diagram below. Path

Name: Subhojit ahimire

CISC (Complex Instruction Set Computer) is a CPU design plan based on signal commands skilled in executing multi-step operations. This architecture can be represented as following diagram:



QoLo (c) Ans: Von-Neumann architecture:




fig.: Block Diagram.

Merits of VonNeumann Architecture:

- (1) It takes less physical space.
- (1:) It handles only one memory block which is simpler and easier to achieve.
- (iii) It is comparitively cheaper.

Demerits of Von Neumann Architecture:

- in A defective program can overwrite another in memory due to shared memory, which may cause it to crash.
- (i) The CPU often eits idle because it is faster than the data bus.
- (i'll) Given that data and instruction share same data bus, the rate of performance is slower.

(a)An) There are generally 5 types of addressing modes?

- (i) Direct Addressing Mode: E.g.: LDA 2500H
- (11) Register Addressing Mode: Eg.: MOV A, B
- (in) Register Indirect Addressing Mode: E.g.: MOV A, M
- (W) Immediate Addressing Mode: E.g., MVI A, OSH
- (4) Implicit Addressing Mode: Eg.: CMA


Q.3.16)

Ans: Given, Instruction: MUIA, 42H

At location 4000H -> 3EH is stored.

At location 4000LH -> 42H is stored.

Timing diagram for executing the instruction:



At 5 MHz clock frequency, the time needed to enecute the instruction = No. of Tstates = 7T = 1.4 Ms

<u>Q.40</u> <u>Ansi</u> Program?

HOFXX,H IXJ

1111 1 1

LXI B, XX 90H

LOOP: MOY A,M

CPI ODH

TUGTUO SZ

CPI 30H

JC SKIP

CPI 39H

JNC SKIP

STAX B

INX B

SKIP: INX H

2MD, roob

OUTPUT: HLT

Qo50) Ans:

MVIB, 14H

LOOP2: LXID, 16-BIT

roob7 : DCX D

MOV A, D

ORA E

INS MODET

DCR B

JNZ LOOPZ

77

T01

67

LOOPL

Goal

47

47

1.110171 4

47

70/1-L

Required time delay is 2 sec

Time Required to run Inner loop = (6+4+4+10) x count -3 = 24T x count -3T

Time Required to van outer 100p2 = 7T + 10T+ (100P1)T+
(4T+10T) x 20 - 3T

G, TL = 4T+(24T+ 24 x count T-ST) 20

Given, $T_L = 2 \sec$ $T = 0.5 \times 10^{-6} \sec$

 $\frac{2-4 (0.5 \times 10^{-6})}{20 \times 0.5 \times 10^{-6}} - 21 = 24 count.$

: count = (8332),0

:: count. = (208C)16