


Synopsys® VC Formal Tutorial

Automatically Extracted Property (AEP)

Version 1.1 | 13-April-2023



Disclaimer:

The contents of this document are confidential, privileged, and only for the information of the intended recipient and may not be published or redistributed.

The design example in this tutorial is not supplied. You need to use your own files to follow the tutorial steps and instructions

Table of Contents

Introduction	3
About and Usage of AEP	4
Design Files	5
TCL File	6
Application Setup	7
Invoking VC Formal GUI	8
User Interface Details	8
Loading TCL File	9
Invoking VC Formal Along with TCL File	10
Running Files	11
Detecting Errors	12
Source Tracing	14
Resolving Errors	16
Restarting VC Formal	20
Appendix	21
<i>Table 1.1. AEP App Property Types</i>	21

Introduction

VC Formal uses TCL (Tool Command Language) scripts to tell it what to do. The script can define the app within VCFormal that we want to use, the files we are working on, how we are mapping them, the clock cycles, and more. Instead of diving into the details of TCL scripts, we will use templates. One would then simply need to modify those templates to interact with VC Formal as needed in their project.

To begin, you need to set up the VNCserver as shown in the previous tutorials and open the Linux GUI. For better practices and to keep everything organized, we create a main folder for the design we want to analyze, and in this case, I called mine “AEP_Example”. Don’t use spaces when naming the files and folders.

Inside that folder, we create two folders: one is Design, where you put the actual Verilog or SystemVerilog designs we want to analyze, and the other is Run, where we put the TCL that will run the VCFormal AEP analysis for us.





Figure 1. Creating folders to organize design and TCL files.

About and Usage of AEP

The “AEP” app in VC Formal is used as an analysis tool for auto-checking a design for out-of-bound arrays, arithmetic overflow, X-assignments, simultaneous set/reset, full case, parallel case, multi-driver/conflicting bus, and floating bus checks. Without the AEP app, these checks would each require their own dedicated simulation tests, consuming lots of time and energy.



The possible checks offered through the AEP app along with their descriptions are listed in **Appendix Table 1**. This is a resource for you to know all the AEP checks that can be ran on your design. Labeled under *Switch* in the table are the commands you will use in your TCL file to reflect such analysis. To assign multiple switches, we can also use the + operator in such syntax:

```
-aep x_assign+set_reset
```

In this tutorial, we will simply be applying all the verifications on our design (*recommended*) with the switch command.

Property (Analysis) Type	Switch	Description
All AEP Checks	-aep all	All possible AEP checks

Table 1.2. Example of “All AEP Checks” property type derived from Table 1 in the Appendix.

Design Files

In the Design folder, you'll put in the SystemVerilog design file. The TCL file will be put in the Run folder. We suggest you name your folders with lowercase letters, as VC Formal is case-sensitive.




Figure 2. Showing the SystemVerilog and TCL files in the correct folder locations.

The figure shows a SystemVerilog editor window. The title bar says 'AEP_Example design'. The main area displays the following SystemVerilog code:

```

// Synopsys VCFormal AEP App Example
// Portland State University - Train Controller Example

module train_Controller (input logic clk, reset, s1, s2, s3, s4, s5,
                        output logic sw1, sw2, sw3,
                        output logic [2:0] indicator,
                        output logic [1:0] DA, DB);

    logic [2:0] counter;

    // Enumerate the states. Here I am using on hotkey for state encoding
    enum logic [4:0] {AB_out=5'b00001, A_on2=5'b00010, B_on2=5'b00100,
                      A_stopped=5'b01000, B_stopped=5'b10000} State, Next;

    //State Register
    always_ff @(posedge clk) begin //The reset signal is not here since it's a synchronous reset
        if (reset) begin State <= AB_out;
        counter <=3'b011;
        end
        else begin // in case of a reset, go to the initial state with A and B outside the
        shared track
            State <= Next; // Go to the next state with each positive clock edge
            counter <=counter+3'b110;
            end
    end

    //Next State Logic
    always_comb begin

```

The code is color-coded for syntax highlighting. The module name 'train_Controller' is highlighted in blue. The code includes comments explaining the state encoding and the use of shared tracks for state transitions.

Figure 3. Example of the design we are using in this tutorial.

In order for VC Formal to map your design, you need to acknowledge and keep note of your exact module name, as highlighted in *Figure 3* above. This will come in handy when you create your TCL file. To make things simple, we suggest naming your design file after its corresponding module name (more on this in the TCL File section below).

TCL File

Next, we will set up the TCL file. Below is the TCL file (*Figure 4*), which you can use as a template for your functional checks on VC Formal.

```

run.tcl
~/AEP_Example/run

# Portland State University VC_Formal_Team_AEP_App Tutorial

set_fml_appmode AEP ①

# Run -aep all analysis on module "train_Controller" in the file /design/train_Controller.sv
set_fml_var fml_aep_unique_name true
read_file -top train_Controller -format sverilog -aep all -vcs {../design/train_Controller.sv} ② ③ ④

# Creating clock and reset signals
create_clock clk -period 100
create_reset rst -sense high

# Running a reset simulation
sim_run -stable
sim_save_reset

```

Figure 4. Annotated TCL template file.

- (1) Instruction that sets the appmode to AEP in VC Formal.
- (2) Name of the main module as established in the Design file.
- (3) The property type identifier switch name for desired AEP analysis (see *Table 1* in Appendix).
- (4) Design file location so VC Formal knows where to find the file.

As mentioned before, VC Formal is case sensitive, and in order for it to map your designs, you will need to use the same module name in the TCL script (2) and the module name in the design file. For example, we can see that our module name in the TCL script is the same as the module name in the design file in *Figure 3*.

The file name (train_Controller.sv) can be named however you want.

Application Setup

There are multiple ways to invoke the VC Formal GUI and load the TCL script.

In this tutorial, we will show two methods for doing so. When using either method, it is important that you open the terminal within the appropriate “Run” folder associated with the AEP app.

- [Invoke VC Formal GUI](#), then manually load the TCL script in the application:

```
$vcf -gui
```

OR

- [Invoke VC Formal GUI and TCL script](#) in one command:

```
$vcf -f run.tcl -gui      or      $vcf -f run.tcl -verdi
```

‘run.tcl’ is the name of the TCL file we are using. If your file name differs from this, you will need to change it accordingly in this command.

The “-gui” switch opens VC Formal in the GUI, and it’s equivalent to the switch “-verdi”.

We will go through both of these methods in the following sections.

Invoking VC Formal GUI

To proceed with invoking VC Formal:

- 1) Inside the “run” folder, right-click the whitespace and choose “Open in Terminal”
- 2) In the terminal, type in the command:

```
vcf -gui
```




Figure 5. Invoking VC Formal in the terminal.

Note: You may have to wait a few seconds for the program to start up.

You should then see the VC Formal GUI as shown in *Figure 6* below. You can toggle between showing Targets, Constraints, or both Targets and Constraints window by clicking the blue box icon in the upper right-hand of the application (1).

It may look like any of these three icons:




Figure 6. VC Formal GUI introductory screen.

Then load a TCL script by clicking on the  icon (2) as shown in *Figure 6*.

Next, select the “run.tcl” file we have in the “run” folder:




Figure 7. Selecting TCL file.

Invoking VC Formal Along with TCL File:

To proceed with invoking VC Formal:

- 1) Inside the “run” folder, right-click the whitespace and choose “Open in Terminal”
- 2) In the terminal, type in the command:

```
vcf -f run.tcl -gui
```




Figure 8. Opening terminal in the ‘run’ folder.




Figure 9. Invoking VC Formal and TCL script in the terminal.

And that's it!

Running Files

After successfully invoking VC Formal GUI and loading the TCL script in the above methods, your screen should have contents in the *VCF:GoalList* tab and look something like this:




Figure 10. Screen after loading TCL script.

Now, go ahead and run the verification analysis by clicking on the play icon in the upper left corner of the *VCF:GoalList* tab.

Detecting Errors




Figure 11. Screen after running TCL script and the status given = ✗.

In Figure 11 above, we see three ✓ icons, one for parallel case and two for full case.

The ✓ signs here mean that the priority case on line 57 of our design has a full case and that the unique case on line 43 has a full case, and only one unique case, so it can be checked in a parallel fashion.

We also see two ✗ icons; one for arithmetic overflow and one for x_assignments.

The ✗ signs here mean that we have an arithmetic overflow on line 23 with our counter signal. There is also an active x assignment in the design on line 63.

On the left under *Task List*, we can see that VC Formal was given one task by the AEP app. You can hover over the numbers under *Result* to see the results in detail. You may need to alter the tab size by dragging the side panels or scrolling to the left:




Figure 12. Results of the analyzed script.

Source Tracing

Source tracing is a great way to determine where exactly our errors lie and to get a deeper look into what the issue is. To start, go ahead and double-click on an  icon.

We are going to double-click on the first  (line 1) from *Figure 11*. You should then see a generated waveform as shown below:




Figure 13. Examining the failed AEP check in our design.

On the left in *Figure 13* above, we see *Support-Signals* in green text. Go down three lines to the text that says *counter[2:0]* and right-click on it.




Figure 14. Pop-up from right-clicking on a signal.

As shown in Figure 14 above, this is the general method of source tracing:

Right-click the signal → Show OnceTrace Signals → Driver

You can also use the short-cut keys: **ALT + SHIFT + D**

By tracing the source, we are essentially backtracking it to the driving signal of the output in order to find the discrepancy. We then get these additional waveforms, showing the driving signal of this “counter” signal, which is the previous counter value.




Figure 15. Tracing the source to find the discrepancy. After one trace.

Resolving Errors

To see the code/design where this fault is resulting, we go to the *type* column in the *VCF:GoalList* tab and double-click on *arith_oflow*.




Figure 16. Under “type”, double-click on “arith_oflow”.

We are then taken to the part of the code that is causing this fault (arithmetic overflow), with the operation highlighted in blue, and the signal highlighted in red.





Figure 17. Identified errors within the Design file.

To fix this issue, we need to go alter our design file and make the following changes:



```

10 logic counter;
11
12 // Enumerate the states. Here I am using on hotkey for state encoding
13 enum logic [4:0] {AB_out=5'b00001, A_on2=5'b00010, B_on2=5'b00100,
14     A_stopped=5'b01000, B_stopped=5'b10000} State, Next;
15
16 //State Register
17 always_ff @(posedge clk) begin //The reset signal is not here since it's a synchronous reset
18     if (reset) begin State <= AB_out;
19     counter <=3'b000;
20     end
21     else begin // in case of a reset, go to the initial state with A and B outside the shared track
22     State <= Next; // Go to the next state with each positive clock edge
23     counter <=counter+3'b001;

```

Figure 18. Altered design file to fix the error on lines 10, 19, and 23 (compare with Figure 3).





Figure 19. To make changes to the design file in VC Formal, click on “Edit Source File”. Don’t forget to save your changes.

Now let’s go look at the other incomplete task on line 5:



Targets: ALL									
	status	depth	name	engine	expression	elapsed_time	location	type	state_re...
1	✗	1	...w_0_counter<_counter+3_b110_	b6	...ter + 3'b110);	00:00:01	...ontroller.sv:23	arith_oflow	
2	✓		train_Controllerfull_case_0_State	t1	State	00:00:00	...ontroller.sv:43	full_case	
3	✓		train_Controllerfull_case_1_State	t1	State	00:00:00	...ontroller.sv:57	full_case	
4	✓		..._Controller.parallel_case_0_State	t1	State	00:00:00	...ontroller.sv:43	parallel_case	
5	✗	0	...ller.x_assign_0_indicator_3_bxxx	b6	...ator = 3'bxxx;	00:00:01	...ontroller.sv:63	x_assign	

Figure 20. Targeting the next error to resolve.

We are going to follow the same steps above to locate this error. As before, we will trace the source back to the driving signal in order to find the discrepancy.



Figure 21. Looking into *x_assign* waveform.

Figure 22. The waveform after tracing "indicator[2:0]" once.





Figure 23. Double-clicking on the error type



The screenshot shows the VC Formal interface with the 'train_Controller.sv' file open. The code editor displays the following snippet:


```

*Src1:train_Controller(/u/wcelina/AEP_Example/design/train_Controller.sv) Line: 63
58:     AB_out:      indicator= 3'b001; // Indicator = decimal (1) when we're in AB_out state
59:     A_on2:       indicator= 3'b010; // Indicator = decimal (2) when we're in A_on2 state
60:     B_on2:       indicator= 3'b011; // Indicator = decimal (3) when we're in B_on2 state
61:     A_stopped:   indicator= 3'b100; // Indicator = decimal (4) when we're in A_stopped state
62:     B_stopped:   indicator= 3'b101; // Indicator = decimal (5) when we're in B_stopped state
63:     default:     indicator= 3'bxx; // Indicator = decimal (6) when/if we're in an illegal state.
64:
65: endcase

```

The line 'default: indicator= 3'bxx;' is highlighted in blue, indicating it is an error. The status bar at the bottom shows the tabs: 'Insta...', 'Declarati...', 'VCF:TaskL...', 'Src1:train_Controller.sv', 'VCF:GoalList', and '<nEditor:4> train_Controller.sv X'.

Figure 24. Identified errors within the design file.



The screenshot shows the VC Formal interface with the 'train_Controller.sv' file open. The code editor displays the following snippet, identical to Figure 24 but with a different line highlighted:

```

*Src1:train_Controller(/u/wcelina/AEP_Example/design/train_Controller.sv) Line: 63
57: priority case (State)
58:     AB_out:      indicator= 3'b001; // Indicator = decimal (1) when we're in AB_out state
59:     A_on2:       indicator= 3'b010; // Indicator = decimal (2) when we're in A_on2 state
60:     B_on2:       indicator= 3'b011; // Indicator = decimal (3) when we're in B_on2 state
61:     A_stopped:   indicator= 3'b100; // Indicator = decimal (4) when we're in A_stopped state
62:     B_stopped:   indicator= 3'b101; // Indicator = decimal (5) when we're in B_stopped state
63:     default:     indicator= 3'b111; // Indicator = decimal (6) when/if we're in an illegal state.
64:
65: endcase
66:
67: endmodule :train_Controller

```

The line 'default: indicator= 3'b111;' is highlighted in blue, indicating it is an error. The status bar at the bottom shows the tabs: 'Src1:train_Controller.sv', 'VCF:GoalList', and '<nEditor:4> train_Controller.sv * X'.

Figure 25. Saving changes made to the design file.

Next, to complete our changes, follow the steps below to restart VC Formal.

Restarting VC Formal

We can restart VC Formal by clicking on . If you invoked VC Formal along with the TCL script in the one-line command, then VC Formal will automatically load the same TCL file again. If you invoked VC Formal without the TCL script, then you will have to manually load the script again.



Figure 26. Location of the restart button in VC Formal window.

After the application and TCL file is loaded, click the green play button and we should see no errors.




Figure 27. Results after fixing errors and restarting VC Formal and reloading TCL script.

Appendix

Property (Analysis) Type	Switch	Description
Arithmetic overflow	-aep arith_oflow	Checks for arithmetic overflow. For example, when no limit is set on a counter.
Conflict bus checks	-aep conflict_driver	Bus contention, conflicting driver, or x-propagating through a bus.
X_assignment reachability	-aep x_assign	Verifies that x assignments to signals are never activated.
Simultaneous set/reset	-aep set_reset	Verifies that set and reset signals are never asserted at the same time for asynchronous set and reset sequential circuits.
Array boundaries	-aep bounds_check	Makes sure we are not accessing data in an array outside the array boundaries.
Pragma Check Priority Case	-aep full_case/priority_case	Generated from full case synthesis directive. Case expression <u>must match at least one case</u> item at every cycle.
Pragma Check Unique Case	-aep parallel_case/unique_case	Generated from parallel case synthesis directive. Case expression <u>matches only one case</u> item at every cycle.
Floating bus	-aep floating_bus	<u>Only for tri-state drivers.</u> Verifies at least one driver is active at all times.
Multiple driver bus	-aep multi_driver	<u>Only for tri-state drivers.</u> Verifies only one driver is active at a time.
Single State Starvation (SSS)	-aep fsm_sss	Checks for infinite wait in a single state. FSMs can get stuck forever in a given state.
FSM Deadlock	-aep -fsm_deadlock	Checks for infinite wait in a single state. Each state has its own deadlock assertion
FSM Livelock	-aep -fsm_livelock	Checks for FSM stuck between multiple states. Each state has its own livelock assertion
FSM Unionlock	-aep -fsm_unionlock	Checks for any FSM locks, covering both deadlock and livelock. Each state has its own unionlock assertion
All AEP Checks	-aep all	All possible AEP checks

Table 1.1. AEP App Property Types. Identifiers and descriptions of all analyses offered.