Synopsys[®] VC Formal Tutorial Functional Safety Application (FuSa)

Version 1.0 | 13-April-2023



Disclaimer: The contents of this document are confidential, privileged, and only for the information of the intended recipient and may not be published or redistributed. The design example in this tutorial is not supplied. You need to use your own files to follow the tutorial steps and instructions

Table of Contents

1. Ir	troduction	3
	1.1 About and Usage of FuSa	4
	1.2 Design Files	5
	1.3 TCL File	6
2. A	oplication Setup	8
	2.1 Invoking VC Formal GUI	9
	2.1.1 User Interface Details	9
	2.1.2 Loading TCL File	10
	2.2 Invoking VC Formal Along with TCL File	. 11
3. A	oplication Usage	. 12
	3.1 Detecting Errors	14
	3.2 CEX Waveform	
	3.3 Resolving Errors	. 18
	3.4 Restarting VC Formal	20
Арр	endix	21
	Table 1.1. FuSa Fault Status Mannina	. 21

1. Introduction

VC Formal uses TCL (Tool Command Language) scripts to tell it what to do. The script can define the app within VCFormal that we want to use, the files we are working on, how we are mapping them, the clock cycles, and more. Instead of diving into the details of TCL scripts, we will use templates. One would then simply need to modify those templates to interact with VC Formal as needed in their project.

To begin, you need to set up the VNCserver as shown in the previous tutorials and open the Linux GUI. For better practices and to keep everything organized, we create a main folder for the design we want to analyze, and in this case, I called mine "FuSa_Example". **Don't use spaces when naming the files and folders**.

Inside that folder, we create two folders: one is <u>Design</u>, where you put the actual Verilog or SystemVerilog designs we want to analyze, and the other is <u>Run</u>, where we put the TCL that will run the VCFormal FuSa analysis for us.





Figure 1.1. Creating folders to organize design and TCL files.

1.1 About and Usage of FuSa

The Functional Saftey Verification (FuSa) application is used as a safety tool to minimize risk caused by a malfunctioning system. A separate in-house tool that Synopsys uses, called Z01X, is a Verilog software fault injection simulator that provides coverage results. VC Formal takes these results and determines whether the type of faults simulated and identified are "safe" or "dangerous", via the FuSa application. Since the Z01X tool produces many types of faults, VC Formal serves as an extra step to help sift through and reduce the need for manual reviewing.



The FuSa application performs the following types of analysis:

- Structural Analysis
- Controllability Analysis
- Observability Analysis
- Detection Analysis

Structural Analysis is used to identify whether faults are in or not in the COI of observation/detection points. They are marked if they are not and those that are not are put through further analysis.

Controlability Analysis is used to determine if a signal can transition from one established state to another at the location of the fault. Cover properties are set at fault locations and are marked non-controllable if unreachable or sent for further analysis if properties are covered/inconclusive.

Observability and Detection Analysis is used to observe whether or not a fault is blocking a signal from propagating through to an observation/detection point. Faults that do not propagate are considered safe. Faults that propagate to observation/detection points are marked accessed further.




Figure 1.1.1. FuSa Verification Flow Map

1.2 Design Files

In the Design folder, you'll put in your RTL design file(s) and SFF file. Your design file should include all necessary clocks, reset, and constraints needed to function, while also being free from any errors or violations. If your design includes a testbench and/or multiple .sv files, make sure they are also free from any violations, then house them in the design folder. For this tutorial, there will only be one design file (fusa design.sv).

The TCL file will be put in the Run folder. We suggest you name your folders with lowercase letters, as VC Formal is case-sensitive.




Figure 1.2.1. Showing the (Right) RTL/SFF and (Left) TCL file in the correct folder locations.

1.3 TCL File Syntax

Next, we will create a TCL command script for FuSa setup. This is where we compile our designs using various commands and perform each Fuctional Safety Analysis type respectivley.

As with the other applications, make sure to set app mode to DPV:

```
set fml appmode DPV
```

Then, you need to load the faultlist:

```
Fusa config -sff <sff filename>
```

Importing faults from SFF menas that faults are defined in Standard Fault Format.

```
FaultGenerate FM1

{

    # Create faults on all ports in hierarchy
    NA [0,1] {PORT "top.**" }
    NA [0,1] {WIRE "top.**" }
    NA [0,1] {VARI "top.**" }
    NA [0,1] {ARRY "top.**" }
```

Figure 1.3.1. Faults defined in SFF, within a .sff file.

Once the faultlist has been imported, compile your error-free design and define "clock" and "reset" as needed for your design

```
read file -top test -format verilog -vcs <RTL filename>
```

and define "clock" and "reset" as needed for your design following these commands:

```
create_clock and create_reset
```

Then initialize VCF setup:

```
sim run -stable and sim save reset
```

If Observation/Detection points are not already specified in the SFF file like this:

```
#fault in the memory that corrupts the read data should hit the error flag

SafetyMechanism SM1 {
    Detect { "ecc.single_error_detect" }
}

#fault in the memory corrupts the read data

FailureMode FM1 {
    Observe { "mem_top.read_data" }
    SafetyMechanisms(SM1)
}

Observation point(s)
    associated with
    Failure Mode
```

Figure 1.3.2. Observation/Detection points defined within a .sff file.

You can identify them in the TCL file with these commands:

```
fusa_observation -add {<filename>.<list of signal names>}

and

fusa detection -add {<filename>.<list of signal names>}
```

To ensure that false proofs are avoided, this command allows data to propagate through a safe black box:

```
fusa blackbox -all -all auto path
```

And now to generate FuSa properties:

```
fusa generate
```

From here we can run Structual, Controllability, Observability, or Detectability analysis:

```
set fml var fusa run mode <structural/control/observe/detect>
```

Following this, you want to run the FuSa check and report:

```
check fv and fusa report
```

The end of the TCL file will be for saving the results to SFF:

```
fusa save -sff < sff filename>
```

2. Application Setup

There are multiple ways to invoke the VC Formal GUI and load the TCL script.

In this tutorial, we will show two methods for doing so. When using either method, it is important that you open the terminal within the appropriate "Run" folder associated with the FuSa app.

• <u>Invoke VC Formal GUI</u>, then manually load the TCL script in the application:

\$vcf -gui

OR

• Invoke VC Formal GUI and TCL script in one command:

\$vcf -f run.tcl -gui or \$vcf -f run.tcl -verdi

'run.tcl' is the name of the TCL file we are using. If your file name differs from this, you will need to change it accordingly in this command.

The "-gui" switch opens VC Formal in the GUI, and it's equivalent to the switch "-verdi".

We will go through both of these methods in the following sections.

2.1 Invoking VC Formal GUI

To proceed with invoking VC Formal:

- 1) Inside the "run" folder, right-click the whitespace and choose "Open in Terminal"
- 2) In the terminal, type in the command:

vcf -gui




Figure 2.1. Invoking VC Formal in the terminal.

Note: You may have to wait a few seconds for the program to start up.

You should then see the VC Formal GUI as shown in *Figure 2.2* below. You can toggle between showing Targets, Constraints, or both Targets and Constraints window by clicking the blue box icon in the upper right-hand of the application (1).

It may look like any of these three icons:




Figure 2.2. VC Formal GUI introductory screen.

Then load a TCL script by clicking on the icon (2) as shown in Figure 2.2.

Next, select the "run.tcl" file we have in the "run" folder:




Figure 2.3. Selecting TCL file.

2.2 Invoking VC Formal Along with TCL File:

To proceed with invoking VC Formal:

- 1) Inside the "run" folder, right-click the whitespace and choose "Open in Terminal"
- 2) In the terminal, type in the command:

vcf -f run.tcl -gui




Figure 2.4. Opening terminal in the 'run' folder.




Figure 2.5. Invoking VC Formal and TCL script in the terminal.

And that's it!

3 Application Usage

After successfully invoking VC Formal GUI and loading the TCL script in the above methods, your screen should have contents in the VCF:GoalList tab and look something like this:




Figure 3.1. Screen after loading TCL script.

An initial Verification analysis will run automatically after invoking VC Formal. However, you can choose one of the Functional Safety Analysis types by clicking on the down arrow next to the play licon in the upper left corner of the VCF:GoalList tab.




Figure 3.2. Functional Safety Analysis types from drop arrow menu.

3.1 Detecting Errors

When you run your design through one of these FuSa verification types, you will see the associates faults with that analysis. Here we want to take notice of the Faults tab within the VCF:GoalList window.

Double-click a fault Signal and it will populate the properties associated. Here we have 1 passed status and 1 failed status.




Figure 3.3. Functional Safety Analysis types from drop arrow menu.

In *Figure 3.3* above, we see one icon. VC Formal gives this "Passed" status icon for the part of our design that was "covered" by FuSa.

We also see one icon; VC Formal gives this "Fail" status icon for the part of our design that was either "uncoverable" or "inconclusive".

Double-click on the failed status icon to generate a waveform.

3.2 CEX Waveform and Source Tracing

VC Formal uses an CEX waveform as a debugging tool for the FuSa app. It is used to show a signal value in a "good machine" and a "faulty machine". The analysis will fail if there is an instance where these values differ.

To start, go ahead and double-click on an icon. You should then see a generated waveform similarly shown below:




Figure 3.4. Examining the failed FuSa fault in our design.

On the left in *Figure 3.4* above, we see *Support-Signals, FuSa-Observations*, and *FuSa-Detections* in green text. You can choose to look at where this fault was observed and/or detected by selecting a signal with a shaded portion. Right-click on the chosen signal in the waveform and select "Add Fault Waveform"; shown below.



Figure 3.5. Pop-up from right-clicking on a signal.

This will add a faulty signal in order to exhibit the value causing the fault:




Figure 3.6. Faulty signal added to waveform.

By tracing the source and adding this faulty signal, we are essentially showing the faulty machine signal values and comparing them to the good machine signal values. The red shaded signals are an indication of a deviation from the good machine; the initial generated signals are all good machine values (one highlighted in pink). When you add a "fault waveform" signal (highlighted in yellow), it shows the values associated with the faulty machine.

Another way to trace the source of a fault and exhibit where it was observed/detected is though a temporal flow view.

Right-click on the chosen signal in the waveform and select "Auto Trace" under "Temporal Flow View"; shown below.




Figure 3.7. Pop-up from right-clicking on a signal.




Figure 3.8. Temporal Flow View of design schematic.

By tracing the source, we are essentially backtracking it to the driving signal of the output in order to find the discrepancy. Here you can examine the root-cause by double-clicking on a connection on the RTL and It will take you to the part of your code where the fault was observed/detected.

3.3 Resolving Errors




Figure 3.11. To make changes to the design file in VC Formal, click on "Edit Source File". Don't forget to save your changes.

Next, to finalize our changes, follow the steps below to restart VC Formal.

3.4 Restarting VC Formal

We can restart VC Formal by clicking on . If you invoked VC Formal along with the TCL script in the one-line command, then VC Formal will automatically load the same TCL file again. If you invoked VC Formal without the TCL script, then you will have to manually load the script again.



Figure 4.1. Location of the restart button in VC Formal window.

After the application and TCL file is loaded, click the green play button and we should see no errors:




Figure 4.2. Results after fixing errors and restarting VC Formal and reloading TCL script.

Appendix

Description **Internal Formal Status Status Codes** FNR Formal No Result NA SIN VV Structural Inconclusive VV CIN Controllabiliuty Inconclusive Controllability Controllable CCC CCObservability Inclonclusive OIN XX DIN XX **Detectability Inclonclusive Observability Observed** OOB OX **Detectability Not Detected** DND XF **Detectability Detected** DDT XD Observable and Not-Detected OND OF SSF UU Structurally Not Observed Not Detected Structurally Not Observed SNO IV VΙ Structurally Not Detected SND Controllability Non-Controllable CNC UT Observability Non-Observable ONO UB Non-Observable and Detected NOD UB Observable and Detected ODT OD Non-Observable and Not Detected NON UB