# Synopsys VC Formal Tutorial Sequential Equivalence Checking App (SEQ)

Version 1.0 | 07-February-2023



| Disclaimer:  |
|--|
| The contents of this document are confidential, privileged and only for the information of the intended recipient and may not be published or redistributed. |

# **Equivalence Checking in Synopsys VC Formal SEQ App Youtube Tutorial**

Link: <a href="https://youtu.be/Dlci5naLkaY">https://youtu.be/Dlci5naLkaY</a>

The video is unlisted, and is not to be shared outside of this class.

The design example in this tutorial is not supplied. You need to use your own files to follow the tutorial steps and instructions.

# **Table of Contents**

| Introduction       |  | • | • |  |  | • | • |  |  |  |  |  | • |   |   | • | • |  |  | • | 3  |
|--------------------|--|---|---|--|--|---|---|--|--|--|--|--|---|---|---|---|---|--|--|---|----|
| Design Files       |  |   |   |  |  |   |   |  |  |  |  |  |   |   |   |   |   |  |  |   | 4  |
| TCL File           |  | • |   |  |  |   |   |  |  |  |  |  |   |   |   |   |   |  |  |   | 5  |
| Invoking VS Formal |  | • |   |  |  |   |   |  |  |  |  |  |   |   |   |   |   |  |  |   | 6  |
| Loading TCL Script |  | • |   |  |  |   |   |  |  |  |  |  |   |   |   |   |   |  |  |   | 8  |
| Detecting Errors   |  | • |   |  |  |   |   |  |  |  |  |  |   |   |   |   |   |  |  |   | g  |
| Resolving Errors   |  |   |   |  |  |   |   |  |  |  |  |  |   | _ | _ |   |   |  |  | _ | 13 |

#### Introduction

The "SEQ" app in VC Formal is used to verify the equivalence of two designs using formal methods. One is called the specification, and the other is the implementation. So, we need designs, or files (usually written in an HDL language like Verilog, SystemVerilog, VHDL, etc.).

VC Formal uses TCL (Tool Command Language) scripts to tell it what to do. The script can define the app within VCFormal that we want to use, the files we are working on, how we are mapping them, the clock cycles, and more. Instead of diving into the details of TCL scripts, we will use templates. One would then simply need to modify those templates to interact with VC Formal as needed in their project.

To begin, you need to set up the VNCserver as shown in the previous tutorials and open the Linux GUI. For better practices and to keep everything organized, we create a main folder for the design we want to analyze, and in this case, I called mine "SEQ\_Example". Don't use spaces when naming the files and folders.

Inside that folder, we create two folders: one is <u>Design</u>, where you put the actual Verilog or SystemVerilog designs we want to analyze, and the other is <u>Run</u>, where we put the TCL that will run the VCFormal SEQ analysis for us.




Figure 1. Creating folders to organize design and TCL files.

# **Design Files**

In the Design folder, you'll put the two SystemVerilog design files. We are going to tell VC Formal to automatically map the two designs by name, so it's crucial to have the same input and output names in both the designs (don't use indices for example). The module names can be different, however.




Figure 2. Showing the two example designs with same input and output module names.

- (1) S1Design1.sv (Specification file)
- (2) S1Design2.sv (Implementation file)

The two designs in *Figure 2* above are identical, besides the <u>negative edge triggered reset</u> in the <u>always\_ff</u> block in the <u>implementation design</u> (2). Later, you will see the effects this will have in our simulation.

#### TCL File

Next, we will set up the TCL file. Below is the TCL file (Figure 3), which you can use as a template for your equivalence checking on VC Formal.




Figure 3. Annotated TCL file.

- (1) spec is the specification file
- (2) impl is the implementation file
- (3) sverilog means that the designs are written in SystemVerilog

set\_fml\_appmode SEQ - this line is an instruction that sets the appmode to SEQ in VC Formal.

#### analyze -format sverilog -library

The two dots, "../" before the file location tells VC Formal to go to the main folder, then open the folder "Design" and look for the files "S1Design1.sv" and "S1Design2.sv".

When you are running your own designs, you would need to change "S1Design1.sv" and "S1Design2.sv" to your <u>file names</u>.

elaborate\_seq -spectop Seq\_design -impltop Seq\_design

This shows that the module name in both the specification and implementation designs are both named "Seq\_design". You will need to change this when running your own designs to its appropriate <u>module names</u>.

You can explore the other options in the TCL script if you like, but most importantly, when running your own designs, you need to change the <u>file names</u> in lines (1) and (2) from *Figure 3* and the <u>module names</u> in the **elaborate\_seq -spectop** line. The module names can be the same, but they don't have to.

## **Invoking VC Formal**

Now, we can proceed with invoking VC Formal:

- 1) Inside the "Run" folder, right-click the whitespace and choose "Open in Terminal"
- 2) In the terminal, type in the command vcf -gui




Figure 4. Invoking VC Formal in the terminal.

Note: You may have to wait a few seconds for the program to start up.

You should then see the VC Formal GUI as shown in *Figure 5* below. You can toggle between showing Targets, Constraints, or both Targets and Contraints window by clicking the blue box

icon in the upper right-hand of the application (1).

It may look like any of these three icons: 🔲 🔲




Figure 5. VC Formal GUI introductory screen.

# **Loading TCL Script**

To load a TCL script, click on the icon (2) as shown in Figure 5.

Next, select the "run.tcl" file we have in the "Run" folder:




Figure 6. Selecting TCL file.

Your screen should look like this after clicking "Open":




Figure 7. Screen after loading TCL script.

To run the analysis, click on the play licon in the upper left.

Once the verification analysis is finished, we check the status icon. Here, we see the under "status", which means that the two designs are not equivalent.




Figure 8. After running the script. Status given = **★**.

## **Detecting Errors**

In the Task List on the left, hover over the results to see that VC Formal was given 1 task (one target, an output) to verify its equivalence, and it was shown that the two designs were not equivalent: "Failed/Falsified". The other two outcomes would have been "Passed/Proved" and "Inconclusive" along with the additional options shown below.




Figure 9. A closer look into the details of the analysis.

To check for the inequivalent part of the design, click on the icon. We should then get the screen below:




Figure 10. Examining the inequivalent parts of the design.

In *Figure 10*, in the black box on the lower left corner, we see "Support Signals" in green text, showing the output signals of the specification design **(S)** and the implementation design **(I)**. The red color indicates the mismatch between the designs. We can also see that the outputs are not equivalent. To see where this is coming from, we can trace it back to its source by going back to the driving signal to that output:

As shown in Figure 11 below, under "Support Signals",

- Right-click the implementation design (I)  $\rightarrow$  Show OnceTrace Signals  $\rightarrow$  Driver




Figure 11. Tracing the source to find the discrepancy.

After selecting "Driver", the Wave window should look like this:




Figure 12. After tracing once, this is the waveform we get.




Figure 13. The states can also be seen as inequivalent.

We still need to trace this back more. Keep repeating the procedure above multiple times, or use the shortcut **Alt+Shift+D**, until we see a more specific source of the inequivalence.

Here are the manual instructions again:

- Right-click the implementation design (I)  $\rightarrow$  Show OnceTrace Signals  $\rightarrow$  Driver

Eventually, we will see that the mismatch is in the reset signal. There is also an "x" sign under it on the elaborated spec and impl codes as shown below.




Figure 14. After multiple repeats of tracing. We can also see exactly where the errors are in the design files in VC Formal.

# **Resolving Errors**

To fix this issue, we check the two design files and look at the <u>reset signal</u> in the Finite State Machine (FSM) implementation. Remember in the beginning of this tutorial, we noted that the implementation design has a negative edge-triggered reset, while the specification design has a positive edge-triggered reset.

Alter the implementation design and switch the **negedge reset** to a **posedge reset**. Now both the specification and implementation files should have the same reset.

Save the file, and go back to VC Formal.

```
S1Design1.sv
                                                                                                   *S1Design2.sv
                                                                                                                            Save
  Open ▼
                                                Save
                                                                            Open ▼
                                                                                                                                     =
                       ~/SEQ_Example/Design
                                                                                                  ~/SEQ_Example/Design
  Portland State University - VCFormal SEQ App Example
                                                                            Portland State University - VCFormal SEQ App Example
m<mark>odule</mark> Seq_design (input clk, input reset, output logic [3:0] out); module Seq_design (input clk, input reset, output logic [3:0] out);
enum logic [3:0] {S0, S1, S2, S3, S4, S5, S6, S7, S8,
                                                                         enum logic [3:0] {S0, S1, S2, S3, S4, S5, S6, S7, S8,
                   S9, S10, S11, S12, S13, S14, S15} State, Next;
                                                                                            S9, S10, S11, S12, S13, S14, S15} State, Next;
        // State register
                                                                                  // State register
        always_ff @(posedge clk, posedge reset) begin
if (reset) State <=50; else
                                                                                 always_ff @(posedge clk, posedge reset) begin []
if (reset) State <=50; else
                 State <= Next;
                                                                                          State <= Next;
        // Next state logic
                                                                                  // Next state logic
        always_comb
                                                                                  always_comb
                 case (State)
                                                                                          case (State)
   SystemVerilog ▼ Tab Width: 8 ▼
                                               Ln 1, Col 1
                                                                              SystemVerilog ▼ Tab Width: 8 ▼
                                                                                                                         Ln 10, Col 37
```

Figure 15. Altering the S1Design2.sv implementation file to have a posedge reset.

Before we load the TCL script again, we need to restart VC Formal by clicking on <a>!</a>



Figure 16. Restarting VC Formal.

Now load the TCL script and run the simulation as we did before. This time, we can see that the specification and implementation designs are equivalent through the ✓ icon.




Figure 17. Equivalence checking is successful.