Function to be validated	Methodology Used	Further Description	Input signals	Output Signals
APB_Controller AEP, FXP		Explore the high level implementation of the bridge and controller		
Bridge Controller FSM	FPV	Verify the FSM states and transitions given the AMBA specifications		
Output logic based on the states	FPV	Verify that each state produces the expected output according to specs		
System functions (reset, and error handling)	FPV	Verify the behavior of the different parts of the design under the reset and error conditions.	HRESP = Error, HRESET	Observe affeced signals
Nonsequential (Read and Write) transactions	FPV	For different combinations of HSIZE (byte, halfword, and word) and HBURST (Signle transfer, Incremental, 4-beat wrapping, 8 beat wrapping), different HRESP (Okay, Error) and different HTRANS (Nonsequential, Sequential)	HADDR, HWDATA, HRESET	PRDATA, HREADY, HRESP,
Sequential (Read and Write) transactions	FPV	For different combinations of HSIZE (byte, halfword, and word) and HBURST (Signle transfer, Incremental, 4-beat wrapping, 8 beat wrapping), different HRESP (Okay, Error) and different HTRANS (Nonsequential, Sequential)	HADDR, HWDATA, HRESET	PRDATA, HREADY, HRESP,
Incremental Burst (Read and Write) transactions	FPV	For different combinations of HSIZE (byte, halfword, and word) and HBURST (Signle transfer, Incremental, 4-beat wrapping, 8 beat wrapping), different HRESP (Okay, Error) and different HTRANS (Nonsequential, Sequential)	HADDR, HWDATA, HRESET	PRDATA, HREADY, HRESP,
Wrapping Burst (Read and Write) transactions	FPV	For different combinations of HSIZE (byte, halfword, and word) and HBURST (Signle transfer, Incremental, 4-beat wrapping, 8 beat wrapping), different HRESP (Okay, Error) and different HTRANS (Nonsequential, Sequential)	HADDR, HWDATA, HRESET	PRDATA, HREADY, HRESP,
Interface to be Validated	Methodology			
AHB Slave Interface	FPV	Verify the (Haddr1, Haddr2, Hwdata1, Hwdata2) signals, the Valid logic generation, and the Tempslex Logic		

APB_Controller		System functions			Read Transactions	Write Transactions
Use AEP and FXP to explore the design and find any obvious bugs	Automated VC Formal Check	If Hresetn is 0	reset everything to 0		Covered in the sequential/nonsequential transactions	Covered in the sequential/nonsequential transactions
lind any obvious bugs	Formal Check	HRESP = Error	10 0		Covered in the sequential/horisequential transactions	Covered in the sequential/horisequential transactions
		HRESF - EIIO			HRDATA should be same as PRDATA when PENABLE(Enable cycle)	
					HREADYOUT and PENABLE should be high at end of transaction	HREADYOUT and PENABLE should be high at end of transaction
					PWRITE should be same as HWRITE	PWRITE should be same as HWRITE
					If HWRITE is low and HREADYIN is high next cycle should have PSEL	If HWRITE is high and HREADYIN is high, 2 cycles after PSEL should
					high for next 2 clocks and should be onehot and PADDR should be same as HAADR	be high for next 2 clocks and should be onehot and PADDR should be same as HAADR
					If HWRITE is low and HREADYIN is high then PENABLE should be high after 2 clocks	If HWRITE is high and HREADYIN is high then PENABLE should be high after 3 clocks
						Should support back to back writes for 2 different addresses
					If a read transfer immediately follows a write, then 3 wait states are required to complete the read	
Bridge Controller FSM		Sequential/Nonse	quential transacti	ions	required to complete the read	
IDLE to IDLE				Byte	PENABLE shouldn't be high for 2 cycles continously	PENABLE shouldn't be high for 2 cycles continously
IDLE to READ			Read	Half word		
IDLE to WRITE-WAIT				Word	Incremental Bursts	Wrapping Bursts
READ to READ-ENABLE		Single Transfer		Byte	Covered in the sequential/nonsequential transactions	Covered in the sequential/nonsequential transactions
READ-ENABLE to READ			Write	Half word	22.2.2 Soquoritais ronooquoritai tranouotiono	21.2.22 in the coquential terrooquential terroductions
READ-ENABLE to IDLE				Word		
READ-ENABLE to WRITE-WAIT				Byte		
WRITE-WAIT to WRITE-P			Read	Half word		
WRITE-WAIT to WRITE				Word		
WRITE-P to WRITE-ENABLE-P		4 beat wrapping burst		Byte		
WRITE-ENABLE-P to WRITE-P			Write	Half word		
WRITE-ENABLE-P to WRITE				Word		
WRITE to WRITE-ENABLE-P		8 beat wrapping burst		Byte		
WRITE to WRITE-ENABLE			Read	Half word		
WRITE-ENABLE to WRITE-WAIT				Word		
WRITE-ENABLE to IDLE			Write	Byte		
WRITE-ENABLE to READ				Half word		
WHITE ELVIDEE TO NEXT	_			Word		
Output logic based on the states		Incremental Burst	Read	Half word		
IDLE state with (valid &&~Hwrite)				Word		
IDLE state with (valid &&Hwrite)			Write			
WAIT state wih (not valid)				Half word		
WAIT state wih (valid)				Word		
READ state		4 beat incrementing burst	Read	Byte		
WRITE state (with ~valid)				Half word		
WRITE state (with valid)				Word		
WRITEP (ABP) state			Write	Byte		
RENABLE state with (valid &&~Hwrite)				Half word		
RENABLE state with (valid &&Hwrite)				Word		
RENABLE state with (not valid)			Read	Byte		
WENABLE state with (~valid && Hwritereg)				Half word		
WENABLE state with (valid)				Word		
WENABLEP state with (~valid && Hwritereg)		8 beat incrementing burst		Byte		
WENABLEP state with (valid)			Write	Half word		
Cato mar (rans)				Word		

General Asumptions
HTRANS should be either 2'b10 or 2'b11 for SEQ, NONSEQ transfer type
when HWRITE is high next clcok should have HWDATA as a valid value
HADDR should be in the range of peripherals address
when HWRITE is high HREADYIN should be high in that cycle and in following cycle
HREADYIN is high for 2 consecutive cycles later HREADYIN shouldn't be high until HREADYOUT[=2]

General Assertions

If HADDR is not in range of peripherals, PSEL should be 0

PADDR will hold its current value until the start of the next APB transfer