ZED-F9P-04B

High precision GNSS module

Professional grade

Data sheet



Abstract

This data sheet describes the ZED-F9P high precision module with multi-band GNSS receiver. The module provides multi-band RTK with fast convergence times, reliable performance and easy integration of RTK for fast time-to-market. It has a high update rate for highly dynamic applications and centimeter-level accuracy in a small and energy-efficient module.

www.u-blox.com

UBX-21044850 - R03
C1-Public

1.5 Broadcast navigation data and satellite signal measurements

The ZED-F9P-04B can output all the GNSS broadcast data upon reception from tracked satellites. This includes all the supported GNSS signals as well as the QZSS and SBAS augmentation services. The UBX-RXM-SFRBX message provides this information, see the Interface description [2] for the UBX-RXM-SFRBX message specification. The receiver can provide satellite signal information in a form compatible with the Radio Resource LCS Protocol (RRLP) [3].

1.5.1 Carrier-phase measurements

The ZED-F9P-04B modules provide raw carrier-phase data for all supported signals, along with pseudorange, Doppler and measurement quality information. The data contained in the UBX-RXM-RAWX message follows the conventions of a multi-GNSS RINEX 3 observation file. For the UBX-RXM-RAWX message specification, see Interface description [2].

☞ Raw measurement data are available once the receiver has established data bit synchronization and time-of-week.

1.6 Supported protocols

The ZED-F9P-04B supports the following protocols:

Protocol	Type
UBX	Input/output, binary, u-blox proprietary
NMEA 4.11 (default), 4.10, 4.0, 2.3, and 2.1	Input/output, ASCII
RTCM 3.3	Input/output, binary
SPARTN 2.0.1	Input, binary

Table 11: Supported protocols

For specification of the protocols, see the Interface description [2].

2 System description

2.1 Block diagram



Figure 2: ZED-F9P-04B block diagram

☞ An active antenna is mandatory with the ZED-F9P-04B. For more information, see the Integration manual [1].

3 Pin definition

3.1 Pin assignment

The pin assignment of the ZED-F9P-04B module is shown in Figure 3. The defined configuration of the PIOs is listed in Table 12.

For detailed information on pin functions and characteristics, see the Integration manual [1].

☞ The ZED-F9P-04B is an LGA package with the I/O on the outside edge and central ground pads.



Figure 3: ZED-F9P-04B pin assignment

Pin no.	Name	I/O	Description
1	GND	-	Ground
2	RF_IN	I	RF input
3	GND	-	Ground
4	ANT_DETECT	I	Active antenna detect - default active high
5	ANT_OFF	O	External LNA disable - default active high
6	ANT_SHORT_N	I	Active antenna short detect - default active low
7	VCC_RF	O	Voltage for external LNA
8	Reserved	-	Reserved
9	Reserved	-	Reserved
10	Reserved	-	Reserved

Pin no.	Name	I/O	Description
11	Reserved	-	Reserved
12	GND	-	Ground
13	Reserved	-	Reserved
14	GND	-	Ground
15	Reserved	-	Reserved
16	Reserved	-	Reserved
17	Reserved	-	Reserved
18	Reserved	-	Reserved
19	GEOFENCE_STAT	O	Geofence status, user defined
20	RTK_STAT	O	RTK status: 0 = RTK/PPP-RTK fixed blinking = receiving and using corrections 1 = no corrections
21	Reserved	-	Reserved
22	Reserved	-	Reserved
23	Reserved	-	Reserved
24	Reserved	-	Reserved
25	Reserved	-	Reserved
26	RXD2	I	Correction UART input
27	TXD2	O	Correction UART output
28	Reserved	-	Reserved
29	Reserved	-	Reserved
30	Reserved	-	Reserved
31	Reserved	-	Reserved
32	GND	-	Ground
33	VCC	I	Voltage supply
34	VCC	I	Voltage supply
35	Reserved	-	Reserved
36	V_BCKP	I	Backup supply voltage
37	GND	-	Ground
38	V_USB	I	USB supply
39	USB_DM	I/O	USB data
40	USB_DP	I/O	USB data
41	GND	-	Ground
42	TXD / SPI_MISO	O	Host UART output if D_SEL = 1(or open). SPI_MISO if D_SEL = 0
43	RXD / SPI_MOSI	I	Host UART input if D_SEL = 1(or open). SPI_MOSI if D_SEL = 0
44	SDA / SPI_CS_N	I/O	I2C Data if D_SEL = 1 (or open). SPI Chip Select if D_SEL = 0
45	SCL / SPI_CLK	I/O	I2C Clock if D_SEL = 1(or open). SPI Clock if D_SEL = 0
46	TX_READY	O	TX_Buffer full and ready for TX of data
47	D_SEL	I	Interface select for pins 42-45
48	GND	-	Ground
49	RESET_N	I	RESET_N
50	SAFEBOOT_N	I	SAFEBOOT_N (for future service, updates and reconfiguration, leave OPEN)
51	EXTINT	I	External interrupt pin

Pin no.	Name	I/O	Description
52	Reserved	-	Reserved
53	TIMEPULSE	O	Time pulse
54	Reserved	-	Reserved

Table 12: ZED-F9P-04B pin assignment

3.2 Pin states

Table 13 defines the state of some ZED-F9P-04B pins in different modes. The functions for the ZED-F9P-04B pins are as defined in the default configuration.

Pin no.	Default function	Continuous mode	Software backup mode	Safeboot mode
47	D_SEL = open	Input pull-up	Input pull-up	Input pull-up
	D_SEL = GND	High Z	Input pull-down	High Z
43	RXD	Input pull-up	Input pull-up	Input pull-up
	SPI_MOSI	High Z	Input pull-up	Input pull-up
42	TXD	Output	Input pull-up	Output
	SPI_MISO	Output[13]	Input pull-up	Output[13]
44	SDA	Input pull-up / Output	Input pull-up	Input pull-up / Output
	SPI_CS_N	High Z	High Z	High Z
45	SCL	Input pull-up	Input pull-up	Input pull-up
	SPI_SLK	High Z	High Z	High Z
53	TIMEPULSE	Output	Input pull-up	Output low
50	SAFEBOOT_N	Input pull-up	Input pull-up	Input pull-up
51	EXTINT	Input pull-up	Input pull-up	Input pull-up
26	RXD2	Input pull-up	Input pull-up	Input pull-up
27	TXD2	Output	Input pull-up	Output
49	RESET_N	Input pull-up	Input pull-up	Input pull-up

Table 13: ZED-F9P-04B pin states in different operational modes

[13] If SPI CS = low. Otherwise it is configured as an input pull-up.

4 Electrical specification

CAUTION Operating the device above one or more of the limiting values may cause permanent damage to the device. The values provided in this chapter are stress ratings. Extended exposure to the values outside the limits may effect the device reliability.

Where application information is given, it is advisory only and does not form part of the specification.

4.1 Absolute maximum ratings

Parameter	Symbol	Condition	Min	Max	Units
Power supply voltage	VCC		-0.5	3.6	V
Voltage ramp on VCC[14]			20	8000	µs/V
Backup battery voltage	V_BCKP		-0.5	3.6	V
Voltage ramp on V_BCKP[14]			20		µs/V
Input pin voltage	Vin	VCC ≤ 3.1 V	-0.5	VCC + 0.5	V
		VCC > 3.1 V	-0.5	3.6	V
VCC_RF output current	ICC_RF			300	mA
Supply voltage USB	V_USB		–0.5	3.6	V
USB signals	USB_DM, USB_DP		-0.5	V_USB + 0.5	V
Input power at RF_IN	Prfin	source impedance = 50 Ω, continuous wave		10	dBm
Storage temperature	Tstg		-40	+85	°C

Table 14: Absolute maximum ratings

CAUTION Risk of equipment damage. This product is not protected against overvoltage or reversed voltages. Use appropriate protection diodes to avoid voltage spikes exceeding the specified boundaries damaging the equipment.

4.2 Operating conditions

The values for the following operating conditions have been specified at 25°C ambient temperature. Extreme operating temperatures can significantly impact the specified values. If an application operates near the min or max temperature limits, ensure the specified values are not exceeded.

Parameter	Symbol	Min	Typical	Max	Units	Condition
Power supply voltage	VCC	2.7	3.0	3.6	V	
Backup battery voltage	V_BCKP	1.65		3.6	V	
Backup battery current[15]	I_BCKP		45		µA	V_BCKP = 3 V, VCC = 0 V
SW backup current	I_SWBCKP		1.4		mA	
Input pin voltage range	Vin	0		VCC	V	
Digital IO pin low level input voltage	Vil			0.4	V	
Digital IO pin high level input voltage	Vih	0.8 * VCC			V	

14 Exceeding the ramp speed may permanently damage the device

15 To measure the I_BCKP the receiver should first be switched on, i.e. VCC and V_BCKP is available. Then set VCC to 0 V while the V_BCKP remains available. Afterward measure the current consumption at the V_BCKP.

Parameter	Symbol	Min	Typical	Max	Units	Condition
Digital IO pin low level output voltage	Vol			0.4	V	Iol = 2 mA[16]
Digital IO pin high level output voltage	Voh	VCC – 0.4			V	Ioh = 2 mA[16]
DC current through any digital I/O pin (except supplies)	Ipin			5	mA	
Pull-up resistance for SCL, SDA	R_{pu}	7	15	30	kΩ	
Pull-up resistance for D_SEL, RXD, TXD, SAFEBOOT_N, EXTINT	R_{pu}	30	75	130	kΩ	
Pull-up resistance for RESET_N	R_{pu}	7	10	13	kΩ	
Voltage at USB pins	V_USBIO	0		V_USB	V	
VCC_RF voltage	VCC_RF		VCC - 0.1		V	
VCC_RF output current	ICC_RF			50	mA	
Receiver chain noise figure[17]	NFtot		9.5		dB	
External gain (at RF_IN)	Ext_gain	17		50	dB	
Operating temperature	Topr	-40	+25	+85	°C	

Table 15: Operating conditions

☞ Operation beyond the specified operating conditions can affect the device reliability.

4.3 Indicative power requirements

Table 16 provides examples of typical current requirements when using a cold start command. The given values are total system supply current for a possible application including RF and baseband sections.

☞ The actual power requirements vary depending on the FW version used, external circuitry, number of satellites tracked, signal strength, type and time of start, duration, and conditions of test.

Symbol	Parameter	Conditions	GPS+GLO +GAL+BDS	GPS	Unit
I_{PEAK}	Peak current	Acquisition	130	120	mA
I_{VCC}[18]	VCC current	Acquisition	90	75	mA
I_{VCC}[18]	VCC current	Tracking	85	68	mA

Table 16: Currents to calculate the indicative power requirements

All values in Table 16 are measured at 25 °C ambient temperature.

16 TIMEPULSE has 4 mA current drive/sink capability

17 Only valid for GPS

18 Simulated GNSS signal

5 Communications interfaces

The ZED-F9P-04B has several communications interfaces, including UART, SPI, I2C and USB.

All the inputs have internal pull-up resistors in normal operation and can be left open if not used. All the PIOs are supplied by VCC, therefore all the voltage levels of the PIO pins are related to VCC supply voltage.

5.1 UART

The UART interfaces support configurable baud rates. See the Integration manual [1].

Hardware flow control is not supported.

The UART1 is enabled if D_SEL pin of the module is left open or "high".

Symbol	Parameter	Min	Max	Unit
R_u	Baud rate	9600	921600	bit/s
Δ_{Tx}	Tx baud rate accuracy	-1%	+1%	-
Δ_{Rx}	Rx baud rate tolerance	-2.5%	+2.5%	-

Table 17: ZED-F9P-04B UART specifications

5.2 SPI

The SPI interface is disabled by default. The SPI interface shares pins with UART and I2C and can be selected by setting D_SEL = 0. The SPI interface can be operated in slave mode only. The maximum transfer rate using SPI is 125 kB/s and the maximum SPI clock frequency is 5.5 MHz.

The SPI timing parameters for slave operation are defined in Figure 4. Default SPI configuration is CPOL = 0 and CPHA = 0.



Figure 4: ZED-F9P-04B SPI specification mode 1: CPHA=0 SCK = 5.33 MHz

Symbol	Parameter	Min	Max	Unit
1	CS deassertion hold time	23	-	ns
2	Slave select time (CS to SCK)	20	-	ns

Symbol	Parameter	Min	Max	Unit
3	SCK rise/fall time	-	7	ns
4	SCK high time	24	-	ns
5	SCK low time	24	-	ns
6	Slave deselect time (SCK falling to CS)	30	-	ns
7	Slave deselect time (CS to SCK)	30	-	ns
9	CS high time	32	-	ns
10	MOSI transition time	-	7	ns
11	MOSI setup time	16	-	ns
12	MOSI hold time	24	-	ns

Table 18: SPI slave input timing parameters 1 - 12

Symbol	Parameter	Min	Max	Unit
A	MISO data valid time (CS)	12	40	ns
B	MISO data valid time (SCK), weak driver mode	15	40	ns
C	MISO data hold time	100	140	ns
D	MISO rise/fall time, weak driver mode	0	5	ns
E	MISO data disable lag time	15	35	ns

Table 19: SPI slave timing parameters A - E, 2 pF load capacitance

Symbol	Parameter	Min	Max	Unit
A	MISO data valid time (CS)	16	55	ns
B	MISO data valid time (SCK), weak driver mode	20	55	ns
C	MISO data hold time	100	150	ns
D	MISO rise/fall time, weak driver mode	3	20	ns
E	MISO data disable lag time	15	35	ns

Table 20: SPI slave timing parameters A - E, 20 pF load capacitance

Symbol	Parameter	Min	Max	Unit
A	MISO data valid time (CS)	26	85	ns
B	MISO data valid time (SCK), weak driver mode	30	85	ns
C	MISO data hold time	110	160	ns
D	MISO rise/fall time, weak driver mode	13	45	ns
E	MISO data disable lag time	15	35	ns

Table 21: SPI slave timing parameters A - E, 60 pF load capacitance

5.3 I2C

An I2C interface is available for communication with an external host CPU in I2C Fast-mode. Backwards compatibility with Standard-mode I2C bus operation is not supported. The interface can be operated only in slave mode with a maximum bit rate of 400 kbit/s. The interface can make use of clock stretching by holding the SCL line LOW to pause a transaction. In this case, the bit transfer rate is reduced. The maximum clock stretching time is 20 ms.



Figure 5: ZED-F9P-04B I2C slave specification

		I2C Fast-mode		
Symbol	**Parameter**	**Min**	**Max**	**Unit**
f_{SCL}	SCL clock frequency	0	400	kHz
$t_{HD;STA}$	Hold time (repeated) START condition	0.6	-	µs
t_{LOW}	Low period of the SCL clock	1.3	-	µs
t_{HIGH}	High period of the SCL clock	0.6	-	µs
$t_{SU;STA}$	Setup time for a repeated START condition	0.6	-	µs
$t_{HD;DAT}$	Data hold time	0 [19]	- [20]	µs
$t_{SU;DAT}$	Data setup time	100 [21]		ns
t_r	Rise time of both SDA and SCL signals	-	300 (for C = 400pF)	ns
t_f	Fall time of both SDA and SCL signals	-	300 (for C = 400pF)	ns
$t_{SU;STO}$	Setup time for STOP condition	0.6	-	µs
t_{BUF}	Bus-free time between a STOP and START condition	1.3	-	µs
$t_{VD;DAT}$	Data valid time	-	0.9 [20]	µs
$t_{VD;ACK}$	Data valid acknowledge time	-	0.9 [20]	µs
V_{nL}	Noise margin at the low level	0.1 VCC	-	V
V_{nH}	Noise margin at the high level	0.2 VCC	-	V

Table 22: ZED-F9P-04B I2C slave timings and specifications

19 External device must provide a hold time of at least one transition time (max 300 ns) for the SDA signal (with respect to the min Vih of the SCL signal) to bridge the undefined region of the falling edge of SCL.

20 The maximum $t_{HD;DAT}$ must be less than the maximum $t_{VD;DAT}$ or $t_{VD;ACK}$ with a maximum of 0.9 µs by a transition time. This maximum must only be met if the device does not stretch the LOW period (tLOW) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

21 When the I2C slave is stretching the clock, the $t_{SU;DAT}$ of the first bit of the next byte is 62.5 ns.

The I2C interface is only available with the UART default mode. If the SPI interface is selected by using D_SEL = 0, the I2C interface is not available.

5.4 USB

The USB 2.0 FS (full speed, 12 Mbit/s) interface can be used for host communication. Due to the hardware implementation, it may not be possible to certify the USB interface. The V_USB pin supplies the USB interface.

5.5 Default interface settings

Interface	Settings
UART1 output	38400 baud, 8 bits, no parity bit, 1 stop bit. NMEA protocol with **GGA, GLL, GSA, GSV, RMC, VTG, TXT** messages are output by default. UBX and RTCM 3.3 protocols are enabled by default but no output messages are enabled by default.
UART1 input	38400 baud, 8 bits, no parity bit, 1 stop bit. UBX, NMEA and RTCM 3.3 input protocols are enabled by default. SPARTN input protocol is enabled by default.
UART2 output	38400 baud, 8 bits, no parity bit, 1 stop bit. UBX protocol is disabled by default. RTCM 3.3 protocol is enabled by default but no output messages are enabled by default. NMEA protocol is disabled by default.
UART2 input	38400 baud, 8 bits, no parity bit, 1 stop bit. UBX protocol is enabled by default. RTCM 3.3 protocol is enabled by default. SPARTN protocol is enabled by default. NMEA protocol is disabled by default.
USB	Default messages activated as in UART1. Input/output protocols available as in UART1.
I2C	Available for communication in the Fast-mode with an external host CPU in slave mode only. Default messages activated as in UART1. Input/output protocols available as in UART1. Maximum bit rate 400 kb/s.
SPI	Allow communication to a host CPU, operated in slave mode only. Default messages activated as in UART1. Input/output protocols available as in UART1. SPI is not available unless D_SEL pin is set to low (see section D_SEL interface in Integration manual [1]).

Table 23: Default interface settings

Refer to the applicable Interface description [2] for information about further settings.

By default, the ZED-F9P-04B outputs NMEA messages that include satellite data for all GNSS bands being received. This results in a high NMEA output load for each navigation period. Make sure the UART baud rate used is sufficient for the selected navigation rate and the number of GNSS signals being received.

Do not use UART2 as the only one interface to the host. Not all UBX functionality is available on UART2, such as firmware upgrade, safeboot or backup modes functionalities. No start-up boot screen is sent out from UART2.