Computer Organization and Architecture

Module 4
Design of Control Unit

Prof. Indranil Sengupta
Dr. Sarani Bhattacharya

Department of Computer Science and Engineering

IIT Kharagpur

1

Design of Control Unit

2

Instructions

- Instructions are stored in main memory.
- Program Counter (PC) points to the next instruction.
 - MIPS32 instructions are 4 bytes (32 bits) long.
 - All instructions starts from an address that is multiple of 4 (last 2 bits 00).
 - Normally, *PC* is incremented by 4 to point to the next instruction.
 - For branch, *PC* is loaded with the address of the target instruction.

12				
8				
4	instruc	tion wor	d	
0	instrud	tion wor	d	

3

3

Addressing a Byte in Memory

- Each byte in memory has a unique address.
 - Memory is said to be byte addressable.
- Typically the instructions are of 4 bytes, hence the instruction memory is addressed in terms of 4 bytes (word length = 32 bits).
- When an instruction is executed, PC is *incremented by 4* to point to the next instruction.
 - In MIPS32, words are byte aligned.
 - Every word (including instruction) starts from a memory address that is some multiple of 4 (i.e., last two bits are `00').

4

How an instruction Gets Executed?

```
repeat forever

// till power off or

// system failure


{

Fetch instruction

Decode instruction

Execute instruction

}
```



5

5

The Fetch-Execute Cycle

- 1) Fetch the next instruction from memory.
- 2) Decode the instruction.
- 3) Execute the operation.
 - Get data from memory if needed (data not available in the processor).
 - Perform the required operation on the data.
 - May also store the result back in memory or register.

Registers: PC and IR

- Program Counter (PC) holds the address of the memory location containing the next instruction to be executed.
- Instruction Register (IR) contains the current instruction being executed.
- Basic processing cycle:
 - Instruction Fetch (IF)

$$IR \leftarrow Mem[PC]$$

• Considering the word length of the machine is 32 bits, the PC is incremented by 4 to point to the next instruction.

$$PC \leftarrow PC + 4$$

• Carry out the operations specified in IR.

7

7

Example: Add R1, R2

Address	Instruction
1000	ADD R1, R2
1004	MUL R3, R4

a) PC = 1000 b) MAR = 1000

c) PC = PC + 4 = 1004

d) MDR = "ADD R1, R2"

e) IR = "ADD R1, R2"

(Decode and finally execute)

f) R1 = R1 + R2

May require one or more steps depending on the target architecture.

Requirement for Instruction Execution


- The necessary registers must be present.
- The internal organization of the registers must be known.
- The data path must be known.
- For instruction execution, a number of *micro-operations* are carried out on the data path.
 - An instruction consists of several micro-operations or micro-instructions.
 - Typically involves movement of data.

9

9

Kinds of Data Movement


- Broadly three types:
 - a) Register to Register
 - b) Register to ALU
 - c) ALU to Register
- Data movement is supported in the data path by:
 - The Registers
 - The Bus (single or multiple)
 - The ALU temporary Register (Y and Z)



11


Single Internal Bus Organization

- All the registers and various units are connected using a single internal bus.
- Registers R_0 - R_{n-1} are general-purpose registers used for various purposes.
- Registers Y and Z are used for storing intermediate results and never used by instructions explicitly.
- The multiplexer selects either a constant 4 or output of register Y.
 - When PC is incremented, a constant 4 has to be added.



12

- The instruction decoder and control unit is responsible for performing the actions specified by the instruction loaded into *IR*.
- The decoder generates all the control signals in the proper sequence required to execute the instruction specified by the *IR*.
- The registers, the ALU and the interconnecting bus are collectively referred to as the data path.
- The control unit that generates the control signals in proper sequence is referred to as the *control path*.



13

13

Kinds of Operations

• Transfer of data from one register to another.

MOVE R1, R2
$$//$$
 R1 = R2

• Perform arithmetic or logic operation on data loaded into registers.

ADD R1, R2
$$//$$
 R1 = R1 + R2

• Fetch the content of a memory location and load it into a register.

```
LOAD R1, LOCA // R1 = Mem[LOCA]
```

• Store a word of data from a register into a given memory location.


```
STOR LOCA, R1 // Mem[LOCA] = R1
```

Three Bus Organization

- A typical 3-bus architecture for the processor datapath is shown in the next slide.
 - The 3-bus organization is internal to the CPU.
 - Three buses allow three parallel data transfer operations to be carried out.
- Less number of cycles required to execute an instruction compared to single bus organization.


15

15



Organization of a Register

- A register is used for temporary storage of data (parallel-in, parallel-out, etc.).
- A register Ri typically has two control signals.
 - Ri_{in}: used to load the register with data from the bus.
 - Ri_{out}: used to place the data stored in the register on the bus.
- Input and output lines of the register Ri are connected to the bus via controlled switches.
 - If Ri_{out} is not selected, the register outputs are set in the high impedance state.




17

17

 When (Ri_{in} = 1), the data available on bus is loaded into Ri.

When (Ri_{out} = 1), the data from register
 Ri are placed on the bus.




Register Transfer

MOVE R1, R2 // R1 \leftarrow R2

- Enable the output of R2 by setting R2_{out} = 1.
- Enable the input of register R1 by setting R1_{in} = 1.
- All operations are performed in synchronism with the processor clock.
 - The control signals are asserted at the start of the clock cycle.
 - After data transfer the control signals will return to 0.

We write as T1: R2_{out}, R1_{in}





19

19

ALU Operation

ADD R1, R2 // R1 = R1 + R2

• Bring the two operands (R1 and R2) to the two inputs of the ALU.


One through Y (R1) and another (R2) directly from internal bus.

• Result is stored in Z and finally transferred to R1.

T1: R1_{out}, Y_{in}

T2: R2_{out}, SelectY, ADD, Z_{in}

T3: Z_{out}, R1_{in}



20

Fetching a Word from Memory


- The steps involved to fetch a word from memory:
 - The processor specifies the address of the memory location where the data or instruction is stored (move to *MAR*).
 - The processor requests a *read* operation.
 - The information to be fetched can either be an instruction or an operand of the instruction.
 - The data read is brought from the memory to MDR.
 - Then it is transferred to the required register or ALU for further operation.

21

21


Storing a Word into Memory

- The steps involved to store a word into the memory:
 - The processor specifies the address of the memory location where the data is to be written (move to MAR).
 - The data to be written in loaded into MDR.
 - The processor requests a write operation.
 - The content of *MDR* will be written to the specified memory location.




Memory read/write operation:

- The address of memory location is transferred to MAR.
- At the same time a *read/write* control signal is provided to indicate the operation.
- For read, the data from memory data bus comes to MDR by activating MDR_{inE}.
- For write, the data from MDR goes to memory data bus by activating the signal MDR_{outE}.
- When the processor sends a read request, it has to wait until the data is read from the memory and written into MDR.
- To accommodate the variability in response time, the process has to wait until it receives an indication from the memory that the read operation has been completed.
- A control signal called *Memory Function Complete* (MFC) is used for this purpose.
 - When this signal is 1, indicates that the contents of the specified location is read and are available on the data line of the memory bus.
 - Then the data can be made available to MDR.



Fetch a word: MOVE R1, (R2) $MAR \leftarrow R2$ 1. Control steps: 2. Start a Read operation on the memory bus $R2_{out}$, MAR_{in} , Read a) 3. Wait for the MFC response from the memory b) MDR_{inE}, WMFC 4. Load MDR from the memory MDR_{out} , $\mathsf{R1}_{in}$ c) $R1 \leftarrow MDR$ 5. Internal Processor Bus PC → MDR



26

Execution of a Complete Instruction

ADD R1, R2 // R1 = R1 + R2

T1: PCout, MARin, Read, Select4, ADD, Zin


T2: Z_{out}, PC_{in}, Y_{in}, WMFC

T3: MDR_{out}, IR_{in}

T4: R1_{out}, Y_{in}, SelectY

T5: R2_{out}, ADD, Z_{in}

T6: Z_{out} , $R1_{in}$



27

27

Example for a Three Bus Organization

SUB R1, R2, R3 // R1 = R2 - R3

T1: PC_{out}, R = B, MAR_{in}, READ, IncPC

T2: WMFC

T3: MDR_{outB} , R = B, IR_{in}

T4: R2_{outA}, R3_{outB}, SelectA, SUB, R1_{in}, End

Bus A Bus B Incrementer

PC

Register File

Instruction Decoder

IR

MDR

MAR

Address

Memory

R = B means that the ALU function is selected such that data on Bus-B is transferred to the ALU output (i.e., Bus-C).

28


Micro-operations Examples

29

29

Introduction

- We select a set of 12 instructions.
- Discuss the control signals required to execute these instructions on the singlebus processor architecture.



30

The set of 12 instructions chosen

```
1.
    ADD
              R1, R2
                                  // R1 = R1 + R2
2.
                                  // R1 = R1 + Mem[LOCA]
    ADD
              R1, LOCA
    LOAD
                                  // R1 = Mem[LOCA]
3.
              R1, LOCA
4.
    STORE
              LOCA, R1
                                  // Mem[LOCA] = R1
                                  // R1 = R2
5.
    MOVE
              R1, R2
    MOVE
                                  // R1 = 10
6.
              R1, #10
                                  // PC = LOCA
7.
    BR
              LOCA
                                  // PC = LOCA if Zero flag is set
8.
    ΒZ
              LOCA
9.
    INC
              R1
                                  // R1 = R1 + 4
10. DEC
                                  // R1 = R1 - 4
              R1
                                  // R1 - R2
11. CMP
              R1, R2
                                  // Machine Halt
12. HALT
```

31

31

1. ADD R1, R2 (R1 = R1 + R2)

T1: PCout, MARin, Read, Select4, Add, Zin


T2: Z_{out}, PC_{in}, Y_{in}, WMFC

T3: MDR_{out}, IR_{in}


T4: R1_{out}, Y_{in}


T5: R2_{out}, SelectY, Add, Z_{in}


T6: Z_{out}, R1_{in}, End




32









5. MOVE R1, R2 (R1 = R2)T1: PCout, MARin, Read, Select4, Add, Zin T2: Z_{out}, PC_{in}, Y_{in}, WMFC Single Bus **Internal Processor Bus** Organization T3: MDR_{out}, IR_{in} PC Instruction Decoding and Control Unit MAR T4: R2_{out}, R1_{in}, END MEMORY Select MUX General-purpose Registers R_{n-1} 36




(PC = PC + offset)7. BRANCH Label T1: PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in} T2: Z_{out}, PC_{in}, Y_{in}, WMFC **Single Bus Internal Processor Bus** T3: MDR_{out}, IR_{in} Organization PC Control signals Instruction Decodin and Control Unit T4: Offset-field-of-IR_{out}, SelectY, Add, Z_{in} MEMORY MDR T5: Z_{out}, PC_{in}, End MUX General-purpose Registers Function select 38



9. INC R1 (R1 = R1 + 4)T1: PCout, MARin, Read, Select4, Add, Zin T2: Z_{out}, PC_{in}, Y_{in}, WMFC **Single Bus Internal Processor Bus** T3: MDR_{out}, IR_{in} Organization Instruction Decoding and Control Unit T4: R1_{out}, Select4, Add, Z_{in} MEMORY T5: Zout, R1in, End R₀ Select MUX General-purpose Registers R_{n-1}




11. CMP R1, R2 T1: PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in} T2: Z_{out}, PC_{in}, Y_{in}, WMFC **Internal Processor Bus Single Bus** T3: MDR_{out}, IR_{in} Organization PC Control Instruction Decoding and Control Unit T4: R1_{out}, Y_{in} MAR MEMORY T5: R2_{out}, SelectY, Sub, Z_{in}, End IR Select MUX / General-purpose Registers Function select 42



43

Practice Assignment 1

• Write down the micro-operations for the 12 instructions with respect to the 3-bus architecture.



Practice Assignment 2

- Complete the following table for both the 1-bus and 3-bus architectures.
 - Ins-1 to Ins-12 indicates the instructions.
 - The entries in the table will contain the corresponding micro-operations.

	Ins-1	Ins-2	Ins-3	Ins-4	Ins-5	Ins-6	Ins-7	Ins-8	Ins-9	Ins-10	Ins-11	nls-12
T1												
T2												
Т3												
T4												
T5												
Т6												
T7												

45