

# **Computer Organization and Architecture**

## **Module 4**

### **Design of Control Unit**

**Prof. Indranil Sengupta**

**Dr. Sarani Bhattacharya**

**Department of Computer Science and Engineering**

**IIT Kharagpur**

1

## **Design of Control Unit**

2

2

## Instructions

- Instructions are stored in main memory.
- Program Counter (*PC*) points to the next instruction.
  - MIPS32 instructions are 4 bytes (32 bits) long.
  - All instructions starts from an address that is multiple of 4 (last 2 bits 00).
  - Normally, *PC* is incremented by 4 to point to the next instruction.
  - For branch, *PC* is loaded with the address of the target instruction.

12					
8					
4	instruction word				
0	instruction word				

3

3

## Addressing a Byte in Memory


- Each byte in memory has a unique address.
  - Memory is said to be *byte addressable*.
- Typically the instructions are of 4 bytes, hence the instruction memory is addressed in terms of 4 bytes (word length = 32 bits).
- When an instruction is executed, PC is *incremented by 4* to point to the next instruction.
  - In MIPS32, words are byte aligned.
  - Every word (including instruction) starts from a memory address that is some multiple of 4 (i.e., last two bits are `00`).

4

4

## How an instruction Gets Executed?

```
repeat forever
    // till power off or
    // system failure
{
    Fetch instruction
    Decode instruction
    Execute instruction
}
```



5

5

## The Fetch-Execute Cycle

- 1) Fetch the next instruction from memory.
- 2) Decode the instruction.
- 3) Execute the operation.
  - Get data from memory if needed (data not available in the processor).
  - Perform the required operation on the data.
  - May also store the result back in memory or register.

6

6

## Registers: PC and IR

- **Program Counter (PC)** holds the address of the memory location containing the next instruction to be executed.
- **Instruction Register (IR)** contains the current instruction being executed.
- Basic processing cycle:
  - Instruction Fetch (IF)
 
$$IR \leftarrow Mem[PC]$$
  - Considering the word length of the machine is 32 bits, the PC is incremented by 4 to point to the next instruction.
 
$$PC \leftarrow PC + 4$$
  - Carry out the operations specified in *IR*.

7

7

## Example: Add R1, R2

Address	Instruction
1000	ADD R1, R2
1004	MUL R3, R4

- a) PC = 1000
  - b) MAR = 1000
  - c) PC = PC + 4 = 1004
  - d) MDR = "ADD R1, R2"
  - e) IR = "ADD R1, R2"
- (Decode and finally execute)*
- f) R1 = R1 + R2

*May require one or more steps depending on the target architecture.*

8

8

## Requirement for Instruction Execution

- The necessary registers must be present.
- The internal organization of the registers must be known.
- The data path must be known.
- For instruction execution, a number of *micro-operations* are carried out on the data path.
  - An instruction consists of several micro-operations or micro-instructions.
  - Typically involves movement of data.

9

9


## Kinds of Data Movement

- Broadly three types:
  - a) Register to Register
  - b) Register to ALU
  - c) ALU to Register
- Data movement is supported in the data path by:
  - The Registers
  - The Bus (single or multiple)
  - The ALU temporary Register (*Y* and *Z*)

10

10

## Single Bus Organization




11

11

## Single Internal Bus Organization


- All the registers and various units are connected using a single internal bus.
- Registers  $R_0$ - $R_{n-1}$  are general-purpose registers used for various purposes.
- Registers  $Y$  and  $Z$  are used for storing intermediate results and never used by instructions explicitly.
- The multiplexer selects either a *constant 4* or output of register  $Y$ .
  - When  $PC$  is incremented, a constant 4 has to be added.



12

12

- The instruction decoder and control unit is responsible for performing the actions specified by the instruction loaded into *IR*.
- The decoder generates all the control signals in the proper sequence required to execute the instruction specified by the *IR*.
- The registers, the ALU and the interconnecting bus are collectively referred to as the *data path*.
- The control unit that generates the control signals in proper sequence is referred to as the *control path*.



13

13

## Kinds of Operations

- Transfer of data from one register to another.  
`MOVE R1, R2      // R1 = R2`
- Perform arithmetic or logic operation on data loaded into registers.  
`ADD R1, R2      // R1 = R1 + R2`
- Fetch the content of a memory location and load it into a register.  
`LOAD R1, LOCA    // R1 = Mem[LOCA]`
- Store a word of data from a register into a given memory location.  
`STOR LOCA, R1    // Mem[LOCA] = R1`

14


14

## Three Bus Organization

- A typical 3-bus architecture for the processor datapath is shown in the next slide.
  - The 3-bus organization is internal to the CPU.
  - Three buses allow three parallel data transfer operations to be carried out.
- Less number of cycles required to execute an instruction compared to single bus organization.

15

15




16

16



## Organization of a Register


- A register is used for temporary storage of data (parallel-in, parallel-out, etc.).
- A register  $R_i$  typically has two control signals.
  - $R_{i_{in}}$  : used to load the register with data from the bus.
  - $R_{i_{out}}$  : used to place the data stored in the register on the bus.
- Input and output lines of the register  $R_i$  are connected to the bus via controlled switches.
  - If  $R_{i_{out}}$  is not selected, the register outputs are set in the high impedance state.




17

17

- When ( $R_{i_{in}} = 1$ ), the data available on bus is loaded into  $R_i$ .



- When ( $R_{i_{out}} = 1$ ), the data from register  $R_i$  are placed on the bus.



18

18


## Register Transfer

**MOVE R1, R2** //  $R1 \leftarrow R2$

- Enable the output of **R2** by setting  $R2_{out} = 1$ .
- Enable the input of register **R1** by setting  $R1_{in} = 1$ .
- All operations are performed in synchronism with the processor clock.
  - The control signals are asserted at the start of the clock cycle.
  - After data transfer the control signals will return to 0.
- We write as  $T1: R2_{out}, R1_{in}$

Time Step

Control Signals



19

19

## ALU Operation


**ADD R1, R2** //  $R1 = R1 + R2$

- Bring the two operands (**R1** and **R2**) to the two inputs of the ALU. One through **Y** (**R1**) and another (**R2**) directly from internal bus.
- Result is stored in **Z** and finally transferred to **R1**.

$T1: R1_{out}, Y_{in}$

$T2: R2_{out}, SelectY, ADD, Z_{in}$

$T3: Z_{out}, R1_{in}$



20

20

## Fetching a Word from Memory

- The steps involved to fetch a word from memory:
  - The processor specifies the address of the memory location where the data or instruction is stored (move to *MAR*).
  - The processor requests a *read* operation.
    - The information to be fetched can either be an instruction or an operand of the instruction.
  - The data read is brought from the memory to *MDR*.
  - Then it is transferred to the required register or ALU for further operation.

21

21


## Storing a Word into Memory

- The steps involved to store a word into the memory:
  - The processor specifies the address of the memory location where the data is to be written (move to *MAR*).
  - The data to be written is loaded into *MDR*.
  - The processor requests a *write* operation.
  - The content of *MDR* will be written to the specified memory location.

22

22

## Connecting MDR to Memory Bus and Internal Bus




23

23

### • Memory read/write operation:

- The address of memory location is transferred to **MAR**.
- At the same time a **read/write** control signal is provided to indicate the operation.
- For read, the data from memory data bus comes to **MDR** by activating **MDR<sub>inE</sub>**.
- For write, the data from **MDR** goes to memory data bus by activating the signal **MDR<sub>outE</sub>**.
- When the processor sends a read request, it has to wait until the data is read from the memory and written into **MDR**.
- To accommodate the variability in response time, the process has to wait until it receives an indication from the memory that the read operation has been completed.
- A control signal called **Memory Function Complete (MFC)** is used for this purpose.
  - When this signal is 1, indicates that the contents of the specified location is read and are available on the data line of the memory bus.
  - Then the data can be made available to **MDR**.




24

## Fetch a word: **MOVE R1, (R2)**

1.  $MAR \leftarrow R2$
2. Start a Read operation on the memory bus
3. Wait for the MFC response from the memory
4. Load MDR from the memory
5.  $R1 \leftarrow MDR$

### Control steps:

- a)  $R2_{out}, MAR_{in}, \text{Read}$
- b)  $MDR_{inE}, WMFC$
- c)  $MDR_{out}, R1_{in}$



25


25

## Store a word: **MOVE (R1), R2**

1.  $MAR \leftarrow R1$
2.  $MDR \leftarrow R2$
3. Start a Write operation on the memory bus
4. Wait for the MFC response from the memory

### Control steps:

- a)  $R1_{out}, MAR_{in}$
- b)  $R2_{out}, MDR_{in}, \text{Write}$
- c)  $MDR_{outE}, WMFC$



26

26

## Execution of a Complete Instruction

**ADD R1, R2** //  $R1 = R1 + R2$

T1:  $PC_{out}$ ,  $MAR_{in}$ , Read, Select4, ADD,  $Z_{in}$


T2:  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ , WMFC

T3:  $MDR_{out}$ ,  $IR_{in}$

T4:  $R1_{out}$ ,  $Y_{in}$ , SelectY

T5:  $R2_{out}$ , ADD,  $Z_{in}$

T6:  $Z_{out}$ ,  $R1_{in}$



27

27

## Example for a Three Bus Organization


**SUB R1, R2, R3** //  $R1 = R2 - R3$

T1:  $PC_{out}$ ,  $R = B$ ,  $MAR_{in}$ , READ, IncPC

T2: WMFC

T3:  $MDR_{outB}$ ,  $R = B$ ,  $IR_{in}$

T4:  $R2_{outA}$ ,  $R3_{outB}$ , SelectA, SUB,  $R1_{in}$ , End



*R = B means that the ALU function is selected such that data on Bus-B is transferred to the ALU output (i.e., Bus-C).*

28

28


## Micro-operations Examples

29

29

## Introduction

- We select a set of 12 instructions.
- Discuss the control signals required to execute these instructions on the single-bus processor architecture.



30

30


## The set of 12 instructions chosen

1. ADD R1, R2 //  $R1 = R1 + R2$
2. ADD R1, LOCA //  $R1 = R1 + \text{Mem}[\text{LOCA}]$
3. LOAD R1, LOCA //  $R1 = \text{Mem}[\text{LOCA}]$
4. STORE LOCA, R1 //  $\text{Mem}[\text{LOCA}] = R1$
5. MOVE R1, R2 //  $R1 = R2$
6. MOVE R1, #10 //  $R1 = 10$
7. BR LOCA //  $\text{PC} = \text{LOCA}$
8. BZ LOCA //  $\text{PC} = \text{LOCA}$  if Zero flag is set
9. INC R1 //  $R1 = R1 + 4$
10. DEC R1 //  $R1 = R1 - 4$
11. CMP R1, R2 //  $R1 - R2$
12. HALT // Machine Halt

31

31

## 1. ADD R1, R2 ( $R1 = R1 + R2$ )

T1:  $\text{PC}_{\text{out}}, \text{MAR}_{\text{in}}, \text{Read}, \text{Select4}, \text{Add}, \text{Z}_{\text{in}}$ T2:  $\text{Z}_{\text{out}}, \text{PC}_{\text{in}}, \text{Y}_{\text{in}}, \text{WMFC}$ T3:  $\text{MDR}_{\text{out}}, \text{IR}_{\text{in}}$ T4:  $\text{R1}_{\text{out}}, \text{Y}_{\text{in}}$ T5:  $\text{R2}_{\text{out}}, \text{SelectY}, \text{Add}, \text{Z}_{\text{in}}$ T6:  $\text{Z}_{\text{out}}, \text{R1}_{\text{in}}, \text{End}$ 

32

32



## 2. ADD R1, LOCA (R1 = R1 + Mem[LOCA])

T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC


T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: Address field of IR<sub>out</sub>, MAR<sub>in</sub>, Read

T5: R1<sub>out</sub>, Y<sub>in</sub>, WMFC

T6: MDR<sub>out</sub>, SelectY, Add, Z<sub>in</sub>

T7: Z<sub>out</sub>, R1<sub>in</sub>, End



33

33

## 3. LOAD R1, LOCA (R1 = Mem[LOCA])

T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>


T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: Address field of IR<sub>out</sub>, MAR<sub>in</sub>, Read

T5: WMFC

T6: MDR<sub>out</sub>, R1<sub>in</sub>, End



34

34

## 4. STORE LOCA, R1 (Mem[LOCA] = R1)

T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>


T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: Address field of IR<sub>out</sub>, MAR<sub>in</sub>

T5: R1<sub>out</sub>, MDR<sub>in</sub>, Write

T6: MDR<sub>outE</sub>, WMFC, End



35

35


## 5. MOVE R1, R2 (R1 = R2)

T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: R2<sub>out</sub>, R1<sub>in</sub>, END



36

36


## 6. MOVE R1, #10 (R1 = 10)

T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: Immediate field of IR<sub>out</sub>, R1<sub>in</sub>, END



37

37

## 7. BRANCH Label (PC = PC + offset)


T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: Offset-field-of-IR<sub>out</sub>, SelectY, Add, Z<sub>in</sub>

T5: Z<sub>out</sub>, PC<sub>in</sub>, End



38

38

## 8. BZ Label (if Z=1, PC = PC + offset)


T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: Offset-field-of-IR<sub>out</sub>, SelectY, Add, Z<sub>in</sub>, If Z=0 then End

T5: Z<sub>out</sub>, PC<sub>in</sub>, End



39

## 9. INC R1 (R1 = R1 + 4)


T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: R1<sub>out</sub>, Select4, Add, Z<sub>in</sub>

T5: Z<sub>out</sub>, R1<sub>in</sub>, End



40

40

## 10. DEC R1 (R1 = R1 - 4)


T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: R1<sub>out</sub>, Select4, Sub, Z<sub>in</sub>

T5: Z<sub>out</sub>, R1<sub>in</sub>, End



41

41

## 11. CMP R1, R2


T1: PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>

T2: Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC

T3: MDR<sub>out</sub>, IR<sub>in</sub>

T4: R1<sub>out</sub>, Y<sub>in</sub>

T5: R2<sub>out</sub>, SelectY, Sub, Z<sub>in</sub>, End



42

42


## 12. HALT

T1:  $PC_{out}$ ,  $MAR_{in}$ , Read, Select4, Add,  $Z_{in}$

T2:  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ , WMFC

T3:  $MDR_{out}$ ,  $IR_{in}$

T4: END




43

43

## Practice Assignment 1

- Write down the micro-operations for the 12 instructions with respect to the 3-bus architecture.



**Assumption:** Two register read and one register write operations can be carried out concurrently in a single time step.

44

44

## Practice Assignment 2

- Complete the following table for both the 1-bus and 3-bus architectures.
  - Ins-1 to Ins-12 indicates the instructions.
  - The entries in the table will contain the corresponding micro-operations.

	Ins-1	Ins-2	Ins-3	Ins-4	Ins-5	Ins-6	Ins-7	Ins-8	Ins-9	Ins-10	Ins-11	Ins-12
T1												
T2												
T3												
T4												
T5												
T6												
T7												

45