Per Larsson-Edefors

Dept. of Computer Science and Engineering

Chalmers University of Technology Gothenburg, Sweden perla@chalmers.se

# Motivation

* Billions of transistors on single chips.

- First reaction: “Great! More performance and functionality!” - ... but how do we make use of such a complex platform?

* Electronic system designers are forced to make use of *design automation tools* to manage *design complexity* and meet, e.g., strict timing, power and time-to-market budgets.
* To apply the right tools in the right context and in the right sequence has become a *methodological challenge* that rivals traditional design challenges intrinsic in logic and circuit design.

# Course Learning Outcomes

1. describe the algorithmic principles of a number of important EDA concepts, such as behavioral and logic synthesis, logic simulation, static timing analysis, timing closure and power dissipation analysis
2. describe contemporary EDA design flows and their fundamental weaknesses and strengths
3. apply Linux-based EDA tools, including simple shell scripts, for design and verification of digital electronic systems
4. perform timing-driven synthesis and power dissipation analysis for digital circuits
5. critically and systematically integrate knowledge, to model, simulate, and evaluate features of digital ASIC design flows
6. write a technical report containing introduction, background, method, results and conclusion, with proper commentary of data and reference handling


# EDA What? Some Terms …

* EDA = Electronic Design Automation (*cf* CAD).
* RTL = Register Transfer Level.
* P&R = Placement and Routing / Place and Route.
* Design flow = EDA tools arranged in sequence defined by scripts.
* Synthesis = refinement (often a reference to automated refinement).
* Verification = check that requirements are fulfilled.
* Heuristic = a problem-solving algorithm with unpredictable outcome.

# Teachers and Canvas

* Instructor: • Canvas site:

- Per Larsson-Edefors. https://chalmers.instructure.com/courses/20977

* Technical writing lecturer: - Anne Hsu Nilsson

(Gothenburg University).

# Course Organization

* Lectures.
  + Design and verification context of advanced electronic systems. - Technical writing.
* Labs.
  + Comprehensive hands-on training.
  + Best design practice using state-of-the-art EDA tools.
  + Emphasis on properties like timing and power/energy.
  + Technical writing with external sources.

# Main Textbook from 2016

* EDA for IC System Design, Verification, and Testing (Vol 1)
* EDA for IC Implementation, Circuit Design, and

Process Technology (Vol 2)

* Both volumes downloadable from Taylor and Francis.

- See instructions in Canvas under *Selected book chapters*.

# Select Chapters

• Additional textbook resource. - Use ScienceDirect database; use link from Chalmers library.

- Relevant chapters available in Canvas under

# LSI Trends … “Moore’s


**Billions of MOSFETs: Use Abstractions!**

* Signals are 0 or 1.
* The overall behavior is synchronous.
* Gates are characterized as stand-alone elements (cell library).
* Hardware description languages (VHDL, Verilog).
* Design hierarchy:
  + hides details and improves productivity.
  + encourages use of modules and “black boxes”, which is essential for verification.
  + lab preparation: draw system block diagram

# Design Flow: The Order of Tasks Matters

* Bottom up:
  + first, standard cells developed, next, cell libraries for synthesis.
  + slow approach if entirely sequential, but important for new implementations.
* Top down:
  + e.g., bring an algorithm to silicon.
  + identify and bring in intellectual property (IP) blocks.
  + *timing closure*: what wire assumptions can be made in early stages of design?
* EDA tools for chip design: Tools lined up in a specific order, a *design flow*, known to give good results.

# Bottom-Up Example: IP Blocks


* Trend from 2013 maintained; IP reuse makes up 60-70% of block.
* Merging EDA and semiconductor IP strategically important

- Synopsys made $500M on IP products in 2016.

* Process foundries develop more and more IP and point EDA tools to move up the value semiconductor chain.

# Top-Down Example: SW Prototyping

* Start SW development early, before the ASIC has been developed.



* Virtual prototypes:

Implement prototype on FPGAs to source: Mentor Siemens




reduce SW development time. source: Cadence

* + Protium (Cadence).
  + HAPS (Synopsys). - Veloce (Siemens Mentor).

source: Synopsys



# Semiconductor Value Chains

source: "The global semiconductor value chain",



Kleinhans and Baisakova, 2020

# EDA Design Flows




source: Hiroshi Ishikawi,

Cadence Community, 2013

source: FPGA Programming for the Masses, by Bacon et al., 2013

# Design Methodology for VLSI

* Mead and Conway: seminal book “Introduction to VLSI Systems” in 1979.



* Daisy Systems and Valid Logic Systems (schematic capture, logic simulation) with proprietary HW/SW systems.
* *Mentor Graphics*: Spin off (1981) from Tektronix (Beaverton OR). IDEA 1000 simulation software running on Apollo workstations.
* VLSI Technology Inc.: Early foundry. Cell library design (IP + EDA).

source: https://www.computerhistory.org/

# The Rise of Two EDA Giants

* Early EDA businesses had problems caused by poor scalability; dedicated software (assembly) running on rigid hardware.
* Two successful companies offered software only: - EDAC (Dracula layout checker) 1982 and SDC (layout design framework) merged in 1988 and became *Cadence*.

Some key acquisitions:

Gateway (with Verilog) in 1989. Valid Logic Systems in 1991. - Optimal Solutions, a spin off from GE in NC (1986).


After moving to Mountain View CA 1987, this became *Synopsys*.

The SOCRATES system was a technology mapper [Lecture 4] and became the starting point of Synopsys Design Compiler.




Some key acquisitions:

Epic (1997), Avanti (2002), Magma (2012).


# Three Dominant EDA Companies

* Synopsys.
* Cadence.
* Siemens (formerly Mentor Graphics).

# EDA Acquisitions



# Focus of This Course

• What parts of the design flow are addressed?

* Behavioral testbench VHDL.
* Verification of RTL + TB code. - Verify system specs:

Clock rate (via timing analysis) and power budget (via power analysis).

* *Optionally (TBD):*

*Place and route.* source: https://iliketoknow.wordpress.com/ *Coverage.*

*SDF-based power analysis.*

# Hardware Description Languages

* HDLs can describe hardware from behavioral to gate level, but mainly the range is RTL to gate level.
* There are two dominant HDLs: - VHDL (VHSIC HDL):

originally for specification/documentation, based on Ada, inception 1981, US defence contract involving e.g. IBM and TI, became IEEE standard in 1987. - Verilog HDL: originally for simulation, inspired by C, developed at Gateway Design Automation 1983-85,

Cadence acquires Gateway in 1989 and makes Verilog HDL public in May 1990.

Cadence launches the Leapfrog VHDL simulator in 1993.

# RTL vs Behavioral VHDL

* Efficient RTL code is preceded by the definition of a digital system architecture or algorithm functionality. - While sharing features of coding, *hardware description is not the same as programming*.

- Always picture your system, using block and timing diagrams, before writing RTL code.

* The testbench code is different since it is behavioral which means it is not intended to be synthesized to gates.


# Synthesis - “Compilation of HW”

* General design flow

|  |  |  |
| --- | --- | --- |
| 1. | Behavior (C code or HDL) → RTL | *High-level synthesis* |
| 2. | RTL → Physical implementation | *Logic synthesis* |

* Conventional design flow for ASICs
  1. RTL-specification → Generic gate netlist.
  2. Generic gate netlist → Cell library.
  3. Cell library → Placement and routing.

# Complete ASIC Design Flow



# Labs – Core of the Course

* Preparation Study Week 1
  + Develop block and timing diagrams and initiate testbench design.
* Lab 1: Verification Using Testbench and Test Vectors SW 2
* Lab 2: Synthesis of Adder RTL Code SW 3
* Lab 3: Verification of Netlist SW 4
* Lab 4: Power Analysis SW 5
* *Optional labs (TBD):*
  + *P&R, coverage and SDF-based power analysis.*
* Lab report.


# Lab Schedule

* For labs, you can choose either to work Wednesday 13-17 or Friday 13-17.
* Lab hours in 4220:
  + Lab 1: Wed. 13-17 and Fri. 13-17 in SW 2. - Lab 2: Wed. 13-17 and Fri. 13-17 in SW 3. - Lab 3: Wed. 13-17 and Fri. 13-17 in SW 4.
  + Lab 4: Wed. 13-17 and Fri. 13-17 in SW 5.
  + *Optionals: Wed. 13-17 and Fri. 13-17 in SW 6.*
  + *Backup: Wed. 13-17 and Fri. 13-17 in SW 7.*
* Since labs are completely redesigned this year, no TAs will be used and my in-hall supervision will be focused on the first half of each occasion.

# Lab Assignments

* Preparation task Lab 1 (see lab memo).
  + Class discussion Friday Nov. 4 13:30-15:00 via Zoom. https://chalmers.zoom.us/j/69388246617 - Be prepared to share screen with your solutions.
* Lab report:
  + 6-page individual lab report.
  + Describe your lab work holistically.
  + Consider lab learning outcomes and supporting lectures.
  + Use book chapters and papers as references for your discussions.
  + Deadline Thursday Jan. 5, 2023.
  + Comments will be given but no resubmission is possible after Jan. 5.

# Grading Principles for Lab Report

* Performing labs 1-4 satisfactorily is a requirement to pass. - Addressing optional labs in the report likely leads to a higher grade.
* Report should convey …
  + (grade 3) understanding of lab work performed.
  + (grade 4) good understanding of lab work performed.
  + (grade 5) very good understanding of Chalmers HISS criteria

lab work performed. [more on this on Lecture 3]

* The quality with which you relate your lab work to book chapters, papers etc. will impact the grade.

# Technical Writing

* In addition to the practical work in the labs, we will work actively on technical writing; follow the lectures and read up on sources like chapters and research papers.
  + A first technical writing lecture next Tuesday, Nov. 8 [Lecture 3].
  + One lecture (Nov. 22) and a final workshop on technical writing (Dec. 9) with Anne Hsu Nilsson, GU.
* The writing training will prove useful in your future career, not least in the EESD project and during the MSc thesis work.

# Writing Tools



* I provide a LaTeX quick start guide, in case you want to use LaTeX to write your lab report.

- In Canvas, check out *Writing resources*. - There is this software called Word out there.

If you intend to work with figures, stay away from Word. - Additionally, consider what software you can use to draw figures: Perhaps Inkscape (https://inkscape.org/)...

* LaTeX is exclusively used for the MSc thesis, so you may just as well start using it.

# Get Going with Labs — Block and Timing Diagrams



# Start of TB Skeleton

library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.numeric\_std.all; use IEEE.std\_logic\_textio.all; use STD.textio.all;

-- entity declaration

-- architecture start

-- component declarations, for example component wrapper is

generic (WL : positive); port(

clk : in std\_logic; a : in std\_logic\_vector(WL-1 downto 0); b : in std\_logic\_vector(WL-1 downto 0); cin : in std\_logic; cout : out std\_logic; sum : out std\_logic\_vector(WL-1 downto 0)); end component;

-- constant and type declarations, for example

constant WL : positive := 16;

-- adder wordlength

constant CYCLES : positive := 1000;

-- number of test vectors to load

type word\_array is array (0 to CYCLES-1) of std\_logic\_vector(WL-1 downto 0);

-- type used to store WL-bit test vectors for CYCLES cycles

file LOG : text open write\_mode is "mylog.log";

-- file to which you can write information

# ctions

function to\_std\_logic (char : character) return std\_logic is function load\_words (file\_name : string) return word\_array is variable result : std\_logic; file object\_file : text open read\_mode is file\_name;

begin variable memory : word\_array;

case char is variable L : line;

when '0' => result := '0'; variable index : natural := 0;

when '1' => result := '1'; variable char : character;

when 'x' => result := '0'; begin

while not endfile(object\_file) loop assert (false) report "no valid binary

character read" severity failure; readline(object\_file, L);

end case; for i in WL-1 downto 0 loop

end to\_std\_logic; read(L, char);

return result; memory(index)(i) := to\_std\_logic(char);

end loop; index := index + 1;

end loop; return memory; end load\_words;

# Practical Advice

• Use assert to test hypotheses, for example,

-- testbench code

assert (X = Y) report “Error" severity warning;

verification\_process : process This will send a warning to the screen.

-- ... variable index : natural := 0;

variable L : line; • You can also save error information to file, for example, by

begin

if X /= Y then write(L, string’(“Error!"));

-- ...

write(L, string'("index = ")); write(L, index); writeline(LOG, L); -- example on how you can write a mix of string text and variables

-- from your testbench to file LOG, which was opened above

# Useful Reference Textbook

* You can find “The Designer's Guide to VHDL”, by Peter J Ashenden in the Chalmers e-library:

- https://ebookcentral.proquest.com/lib/chalmers/detail.action?docID=452921

* Consider especially ch. 16 on file I/O and ch.18 on testbenches as supporting material for developing the testbench.

# File and Directory Structure (1)

> mkdir lab1

> cd lab1

> mkdir RCA

> cd RCA

.. perform lab assignments 

Later move on to Sklansky…

> cd ..

> mkdir SKL

> cd SKL

> ls

FA.vhdl RCA.vhdl Wrapper.vhdl

> emacs TB.vhdl

> ls

FA.vhdl RCA.vhdl TB.vhdl Wrapper.vhdl

# File and Directory Structure (2)

> ls

lab1 lab2 lab3 vhdl

Refer to separate directory

for VHDL files  > cd lab 1

Give relative reference

> ls ../vhdl

FA.vhdl RCA.vhdl Wrapper.vhdl

or refer to home directory for absolute reference (assuming you perform labs under DAT110):

> ls ~/DAT110/vhdl/