
# Digital project

VHDL – Intro +

useful things

FSM (finite state machine), if time.







## Outline

- Why VHDL?
- HDL vs "regular programming language"
- The basics
- An example
  - Contains the basics of the basics
  - If you understand it you can pass the course!
- Common pitfalls!
- State machines if time (otherwise next time)

# HDL – Code

#### VHDL:

VHSIC Hardware Description Language Very High Speed Integrated Circuit (Verilog)

### **Used for:**

- Description
- Simulation
- Synthesis

Mor info: Part-1 VHDL Basic

## Why VHDL?

- HDL is the method for designing digital systems today. (VHDL or VERILOG)
- VHDL is originally designed for simulation.

• Simulation and synthesis to hardware are two different things!

## VHDL - just looks like a program!

## Common program


- Compiled
- Runs on a processor
- Strictly in sequence
- (Possibly multiple processors)

### VHDL

- Simulated (~ effective)
- Translated into hardware
- Strictly parallel
- Simulation and hardware differ in several ways.

## VHDL "lingo"

- Two things always go together in VHDL
  - Not that "module" is not a VHDL term though!
- Entity declaration
  - Defines the external interface to the module
- Architecture body
  - The stuff that describes what a module does internally
  - Different types of architectures
  - Multiple architectures can be bound to one entity



In

Out

InOut - Avoid, if you do not have a bidirectional signal


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity MyMux is
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           C : in STD LOGIC;
           Ctrl : in STD LOGIC;
           Ut : out STD LOGIC);
end MyMux;
architecture Behavioral of MyMux is
begin
-- write your
 A = B -- Syntax error is highlighted
 -- code here
end Behavioral;
```

### VHDL basics

Example: Simple AND gate

```
-- AND gate
                 LIBRARY ieee;
Libraries with
                 USE ieee.std logic 1164.ALL;
built-in functions
                 ENTITY and 2 IS
                     PORT(ain:IN STD LOGIC;
                          bin: IN STD LOGIC;
  Entity -
                           cout: OUT STD LOGIC);
                 END and2;
                 ARCHITECTURE arch and2 OF and2 IS
                 BEGIN
                     cout <= ain AND bin;
    Architecture -
                 END arch and2;
                                        VHDL - Looks like programming.
```

but the differences are significant



More info: Part-1 VHDL Basic

### VHDL basics cont.

#### Example

Entity

If we look at the code from another perspective we can also see two types of code inside the archtiecture

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY and_or IS

PORT( a:IN STD_LOGIC;
b:IN STD_LOGIC;
c:IN STD_LOGIC;
y_conc:OUT STD_LOGIC;
y_seq:OUT STD_LOGIC);
END and_or;
```

### • Concurrent code

Parallel code, things happen at the same time

### • Sequential code

The code is interpreted in a sequence, line by line

Such code has to be written in a **process** 

The whole process is concurrent with other code

We focus on sequential code!

### VHDL basics cont.

```
Example concurrent vs sequential code
```

Architecture

Internal signals

ARCHITECTURE arch\_and\_or OF and\_or
IS
SIGNAL x\_conc:STD\_LOGIC;
SIGNAL x seq:STD LOGIC;

LIBRARY ieee;
USE ieee.std\_logic\_1164.ALL;

ENTITY and\_or IS
PORT( a:STD\_LOGIC;
b:STD\_LOGIC;
c:IN STD\_LOGIC;
y\_conc:OUT STD\_LOGIC;
y\_seq:OUT

STD\_LOGIC);
END and\_or;

#### **BEGIN**

Process name seq: PROCESS (a,b,c) BEGIN

END arch and or;

Sensitivity list

The signals that trigger (activate) the process

The sensitivity list ONLY has to do with simulation!

#### Basic VHDL structures

CASE statement

The CASE statement has similarities to the WITH statement.

The structure is

[Case label:]
CASE selectorSignal IS
WHEN value1 =>
 sequential code;
WHEN value1 =>

WHEN valuel =>

sequential code;

**WHEN** value2 =>

sequential code; ]

[WHEN others =>\_\_\_\_

sequential code/]

**END CASE** [Case label] $^{\ell}$ ;

All cases have the same priority

The CASE label is optional but it enhances the readability of the code

If the WHEN cases don't cover all of the possible values for selectorSignal we must include the OTHERS clause

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;
__*
            Led0
__*
--* Led5 |Led6 |Led1
__*
--* Led4 |Led3 | Led2
__*
entity Bcd2Led is
  Port (Bcd: in std_logic_vector(3 downto 0);
      Led: out std_logic_vector(6 downto 0));
end Bcd2Led;
```

```
architecture Behavioral of Bcd2Led is
begin
 p1:process(Bcd)
 begin
     case Bcd is
        when "0000"=>
             Led<="11111110"; -- 0
       when "0001"=> Led<="0110000"; -- 1
       when "0010"=> Led<="1101101"; -- 2
        when others => null; -- the rest
     end case;
 end process;
end Behavioral;
```

```
entity MyMux is
  Port (Ctrl: in std_logic_vector(1 downto 0);
     A: in std_logic_vector(3 downto 0);
     B: in std_logic_vector(3 downto 0);
     C: in std_logic_vector(3 downto 0);
     Ut : out std_logic_vector(3 downto 0));
end MyMux;
architecture Behavioral of MyMux is
Begin
p1:process(Ctrl,A,B,C)
  begin
                                                        when "00"=>/
Ut<=A;
      case Ctrl is
          when "00" => Ut <= A;
          when "01"=> Ut <= B;
          when "10"=> Ut<=C;
          when others => Ut<="1010";-- the rest
      end case;
  end process p1;
end Behavioral;
```

### VHDL basics cont.

#### Basic VHDL structures

IF statement cont.

#### **Examples**

**BAD** 

Basic IF structure. Avoid since we don't give any value to y when a='1'.

This means that we need a memory element, a flip-flop, to remember the value when the IF statement is false

GOOD

IF structure with complete assignment.


Use this instead.

No memory element needed

# VHDL – Synthesis


Clocked processes must be sensitive to one flank.

Use the features rising\_edge(clk)



- "Think Hardware"
- Think of hardware when writing the VHDL code.

(unfortunately requires training and experience)



## VHDL basics cont.

#### Basic VHDL structures



```
Synchronous code with asynchronous reset
                                                         Both signals must be
          Basic structure
                                                         able to trigger the process
                                                         No other signals should be
async reset: PROCESS (clk, reset)
                                                         included in the sensitivity list
BEGIN
        (reset = '1') THEN \leftarrow
                                                         Level triggered
        asynchronous reset code;
                                                          reset
    ELSIF (rising edge(clk)) ← THEN
        synchronous main code;
    END IF;
                                                         Positively edge trig-
```

rising\_edge(clk)


gered clk signal

**END PROCESS** async reset;

## Think in hardware when writing VHDL. Ex

- A traffic counter should be designed.
- It shall calculate the number of wheels traveling north and the number traveling south.
- When a car travels over the sensor, a pulse of *Bn* and *Bs* is generated.
- Should only one pulse occur, *Bn* or *Bs*, the system should return after a timeout and wait for a new pulse.

## Traffic counter



#### LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;
use ieee.std\_logic\_unsigned.all;

#### **ENTITY** TrafikM **IS**

**generic** (nc : **NATURAL** := 8;

nt : NATURAL := 3);

PORT(Reset:IN STD\_LOGIC;

Clk:**IN** STD\_LOGIC;


Bn:IN STD\_LOGIC;

Bs:IN STD\_LOGIC;

**Outn**: out std\_logic\_vector (nc-1 downto 0);

**Outs**: out std\_logic\_vector (nc-1 downto 0));


END TrafikM;



```
ARCHITECTURE arch_TrafikM OF TrafikM IS
                                                            1 process
SIGNAL Time : std_logic_vector (nt-1 downto 0);
BEGIN
TimeOut: process (Clk, Reset) is
  variable cnt : std_logic_vector (nt-1 downto 0);
  begin
                                                        ClrTime
                                                                       Time
   if Reset = '1' then
                                                Reset
    cnt := (others => '0');
                                                             TimeOut
                                                Clk
   elsif rising_edge(Clk) then
    if ClrTime='1' then
      cnt := ( others => '0');
                                                                         OutN
    else
                                                 Control unit
                                                          Reset
                                                                 BilNOut
                                                          IncN
                                        Reset
      cnt := cnt+1;
                                                          IncS
                                         Bn
                                                                         OutS
                                                          Reset
    end if; -- ClrTime
                                                                 BilSOut
   end if;
                                            ClrTime
                                                       Time
   Time <= cnt;
                                        Reset
                                                  TimeOut
end process TimeOut;
```

```
CMem: process (Clk, Reset) is
                                                   2 processes
begin
   if Reset = '1' then
     Time \leftarrow (others \Rightarrow '0');
   elsif rising_edge(Clk) then
     Time <= Next_TC;
                                                      ClrTime
                                                                      Time
    end if;
                                              Reset
end process CMem;
                                                            TimeOut
                                              Clk
 TimeOut: process (ClrTime, Time) is
  begin
     if ClrTime='1' then
                                                                        OutN
                                               Control unit
                                                         Reset
                                                                BilNOut
                                                         IncN
      Next_TC \le (others \implies '0');
                                                         IncS
                                       Bn
                                                                        OutS
     else
                                                         Reset
                                                                BilSOut
      Next_TC \le Time + 1;
                                          ClrTime
                                                      Time
     end if; -- ClrTime
                                      Reset
                                                TimeOut
end process TimeOut;
```

```
ARCHITECTURE arch TrafikM2 OF TrafikM2 IS
SIGNAL Norr_Cnt, Next_Norr
   : std_logic_vector (nc-1 downto 0);
                                                     BilNOut: process (IncN, Norr_Cnt) is
                                                     begin
BEGIN
                                                         if IncN='1' then
CMem: process (Clk, Reset) is
                                                           Next Norr <= Norr Cnt+1;
begin
                                                         else
   if Reset = '1' then
    Time \leftarrow (others \Rightarrow '0');
                                                          Next_Norr <= Norr_Cnt;</pre>
     Norr_Cnt <= (others => '0');
                                                         end if; -- CnUppS
   elsif rising_edge(Clk) then
                                                    end process BilNOut;
    Time <= Next TC;
                                                     OutN <= Norr_Cnt; -- OBS!!
     Norr_Cnt <= Next_Norr;
   end if;
                                                                                          OutN
                                                                          Reset
                                                                Control unit
                                                                                  BilNOut
end process CMem;
                                                                          IncN
                                                      Reset
                                                                          IncS
                                                        Bn
                                                                                          OutS
                                                                           Reset
                                                                                  BilSOut
                                                           ClrTime
                                                                       Time
                                                       Reset
                                                                 TimeOut
```



ARCHITECTURE arch\_TrafikM2 OF TrafikM2 IS

**TYPE** state\_type **is** (Start, BilS, BilN, VerS, VerN);


**SIGNAL** State, Next\_State : state\_type;

SIGNAL Time, Next\_TC : std\_logic\_vector (nt-1 downto 0);

SIGNAL Norr\_Cnt, Next\_Norr, Sod\_Cnt, Next\_Sod: std\_logic\_vector (nc-1 downto 0);

SIGNAL ClrTime, IncS, IncN: STD\_LOGIC;

**BEGIN** 




### To VHDL

```
Kombinatorisk:process(state,FC)
           begin
             A<='0'; B<='0' -- DEFAULT
Reset
             case state is
               when Start=>
                  A<='1';
Start
                  if FC ='1' then next_state<= Fc1;
A=1
                    else next_state<=Start;</pre>
      FC
                  end if;
Fc1
                when FC1=>
                    B<='1';
B=1
                    next_state<= PB;</pre>
                when PB=>
 PB
                    B<='1';
B=1
                    next_state<= Start;</pre>
             end case;
           end process Kombinatorisk;
```

```
p1:process(Clk)
begin
 if Clk'event and Clk='1' then
  if Reset='1' then
    state<=Start;
   else
    state<=next_state;
end if:
end process p1;
```

```
CMem: process (Clk, Reset) is
  begin
   if Reset = '1' then
    Time \leftarrow (others \Rightarrow '0');
    Norr_Cnt <= (others => '0');
    Sod_Cnt <= (others => '0');
     State <= Start:
   elsif rising_edge(Clk) then
    Time <= Next_TC;
     Norr_Cnt <= Next_Norr;
     Sod_Cnt <= Next_Sod;</pre>
     State <= Next State;
   end if;
end process CMem;
```



```
FSM: process (State, Bn, Bs, Time) is
 begin
  ClrTime <='0';IncS<='0';IncN<='0';
  case State is
   when Start =>
     ClrTime <='1';
     if Bs='1' then
        Next State <= BilS;
     elsif BN='1' then
        Next State <= BilN;
    else
        Next State <= Start;
    end if;
   when BilS =>
     if Bn='1' then
        Next_State <= VerS;</pre>
     elsif Time(nt-1)='1' then
        Next State <= Start;
     else Next_State <= BilS; end if;</pre>
```

```
when BilN =>
    if Bs='1' then Next State <= VerN;
    elsif Time(nt-1)='1' then
         Next_State <= Start;</pre>
    else Next_State <= BilN;</pre>
    end if:
   when VerS => IncS<='1';
    Next State <= Start;
   when VerN => IncN<='1';
    Next_State <= Start;</pre>
   when others =>
    Next_State <= Start;</pre>
 end case;
end process FSM;
                                           OutN.
                     Control unit
                                    BilNOut
                             IakN
                                            OutS
                                     BilSOut
                ClrTime
                           Time
                     TimeOut
```

```
FSM: process (State, Bn, Bs, Time) is
 begin
  ClrTime <='0';IncS<='0';IncN<='0';
  Next_State <= Start;</pre>
  case State is
   when Start =>
     ClrTime <='1';
     if Bs='1' then
        Next State <= BilS;
     elsif BN='1' then
        Next State <= BilN;
     end if;
   when BilS =>
     if Bn='1' then
        Next State <= VerS;
     elsif Time(nt-1)='0' then
        Next_State <= BilS;</pre>
     end if;
```

```
when BilN =>
    if Bs='1' then Next_State <= VerN;
    elsif Time(nt-1)='0' then
         Next_State <= BilN;</pre>
    end if;
   when VerS => IncS<='1';
   when VerN => IncN <= '1';
   when others =>
  end case;
end process FSM;
                                         OutN
             Control unit
                        Reset
    Clk
                                BilNOut
                        InkN
   Reset
                        InkS
    Bn
                                          OutS
                        Reset
                                 BilSOut
    Bs
        ClrTime
                     Time
   Reset
```

TimeOut

# Package

- To reduce the need for declarations
- To use the same types everywhere
- To use common features

- For the more advanced
- Use records declared in package

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
PACKAGE MyPac IS
COMPONENT full adder IS
   PORT(    a:IN STD LOGIC;
            b: IN STD LOGIC;
          cin:IN STD LOGIC;
            y:OUT STD LOGIC
         cout:OUT STD LOGIC);
END COMPONENT full adder;
END MyPac;
```

USE work.MyPac.all;

Add:
Generics
Constants
Types
Component
Declarations


HERE!

# Summary

VHDL is used for

Description / Specification / Documentation of hardware.

- Simulation of hardware.
- Synthesis of hardware.



## Summary cont.

- VHDL A "strongly typed" language
- Library:

   Library IEEE;
   use IEEE.std\_logic\_1164.all;
   use ieee.std\_logic\_unsigned.all;

use ieee.numeric\_std.all; ← Newer better

- Signal assignments <= (At END of PROCESS)
- Variable assignments := (*Immediately*)
- It is possible to use variables to simplify for oneself.

## Summary cont.

# "Implicit memory"

- The value is retained if no assignment
- D-flip-flop (Register / counter etc.)
- IF rising\_edge(Clk) THEN

## Summary cont.

# "Synchronous Reset"

```
• cnt2 : process (Clk) is
  begin
  if rising_edge(Clk) then
    if Reset = '1' then < Reset Statements >
    else
    <Statements>;
    end if; -- Reset
  end if; -- Clk'EVENT
```

#### To do:

- Tutoring times.
- •Mo 13-15, Wh 10-12, Fr 10-12 (week 3)
- •Select project as soon as possible


(You who have not done so yet)

• Book time for weekly meeting

# Block diagram!


## State machine

#### Moore model




## State machine


#### Mealy model



#### Hazard







## State machine

WHEN zero=>


#### 2-ways to get the output

State action


IF I='1' THEN
 next\_state <=one1;
O<="10"; -- Mealy output
END IF;</pre>


O<="01"; -- Moore output


Transaction action




Moore










# Transaction action (Mealy)




## Summary state machines


```
-- Synchronous process
                                   next_s:PROCESS (state,I)
ASM_P: PROCESS (Clk,Reset)
                                   BEGIN
                                   next_state <=zero; -- default</pre>
BEGIN
 IF Reset = '1' THEN -- Asynkron
                                   O<="00";
                                    CASE state IS
reset
                                     WHEN zero=>
   state<=zero; -- Reset tillstand
 ELSIF rising_edge(CLK) THEN
                                        O<="01"; -- Moore output]
                                        IF I='1' THEN
        state<=next_state;
      SO<= O -- Synkron Mealy output
                                           next_state <=one1;</pre>
                                         O<="10"; -- Mealy output
 END IF;
END PROCESS ASM_P;
                                         END IF;
```


• •


### Structure



# pulse to level converter







LIBRARY ieee;

**USE** ieee.std\_logic\_1164.all;

**ENTITY** pin **IS** 

PORT (

Din, En: IN STD\_LOGIC;

OutSig: INOUT STD\_LOGIC);

END pin;

**ARCHITECTURE** Bet **OF** pin **IS** 

**BEGIN** 

PROCESS (Din,En) IS

**BEGIN** 

IF En='1' THEN

OutSig <= Din;

**ELSE** 

OutSig <= 'Z';


**END IF;** -- *En* 


**END PROCESS**;


**END** Bet;


# Handle asynchronous inputs

- Never, Never, Never allow asynchronous inputs to be connected to more than flip-flop
- synchronize as soon as possible and then process the signal as synchronous









#### VHDL – "for ... loop" satsen.

```
Exempel paritetskontroll.
```

```
[loop_label:] FOR <identifier> IN <range> LOOP
statements
END LOOP [loop_label:];
```

```
ARCHITECTURE arch_Par_Check OF Par_Check IS
BEGIN
p0: PROCESS (a) IS
  VARIABLE even : std_logic;
 BEGIN
  even:='0';
  FOR i IN a'RANGE LOOP
   IF a(i)='1' THEN
    even := not even;
   END IF;
  END LOOP;
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Par Check IS
PORT(a:IN STD_LOGIC_vector (7 downto 0);
   y:OUT STD_LOGIC);
END Par_Check;
```

y<= even; **END** process p0; **END ARCHITECTURE** arch\_Par\_Check;



#### Strukturell VHDL.

a(1) o


b(1) ∘

#### Components

#### **Exempel**

Vi vill bygga en två-bitars adderare.

Vi börjar med att bygga en full adderare. Sedan kopplar vi samman två av dessa för att få vår två bitars adderare.



⊸ y(1)

Full

adder

```
LIBRARY ieee;
                                     Våran heladderare
USE ieee.std_logic_1164.ALL;
ENTITY full adder IS
   PORT(    a:IN STD LOGIC;
                                              Full
           b: IN STD LOGIC;
                                             adder
         cin:IN STD LOGIC;
            y:OUT STD LOGIC;
                                                      ⊸ cout
                                    cin ∽
        cout:OUT STD LOGIC);
END full adder;
ARCHITECTURE arch full adder OF full adder IS
BEGIN
   y<=a XOR b XOR cin;
   cout<=(a AND b) OR
                               Separata rader ökar läsbarheten
          (a AND cin) OR ←
          (b AND cin);
END arch full adder;
```

Vi går vidare till två bits adderaren.



```
a(1) ∘
                                                                      ⊸ y(1)
                                                              Full
ARCHITECTURE arch adder 2 OF adder 2 IS
                                                             adder
                                                    b(1) ○
COMPONENT full adder IS

→ cout


           a: IN STD LOGIC;
   PORT (
             b: IN STD LOGIC;
           cin: IN STD LOGIC;
             y:OUT STD LOGIC;
                                                    a(0) o
                                                                      ⊸ y(0)
                                                              Full
          cout:OUT STD LOGIC);
                                                             adder
END COMPONENT full adder;
   SIGNAL cint:STD LOGIC;
                                               Not used (0) ○
BEGIN
                                         Komponent deklaration
   U0:COMPONENT full adder
           PORT MAP (a=>a(0),b=>b(0),
                       cin = > '0', y = > y(0), cout = > cint);
   U1:COMPONENT full adder
                                                                Komponent
           PORT MAP (a = > a(1), b = > b(1),
                                                                instanser
                      cin = > cint, y = > y(1), cout = > cout);
END arch adder 2;
```


Komponent deklarationen är identisk med 2-bitars fallet (Eftersom det är samma komponent)

```
COMPONENT full_adder IS


PORT( a:IN STD_LOGIC;
 b:IN STD_LOGIC;
 cin:IN STD_LOGIC;
 y:OUT STD_LOGIC;
 cout:OUT STD_LOGIC);

END COMPONENT full_adder;
Vi måste ändra i arkitekturen där komponenten instantieras.
```






```
ARCHITECTURE arch adder 32 bit OF adder 32 bit IS
                                                             Signal för
{declaration of component full adder}
                                                             överföring av "carry"
SIGNAL cint:STD LOGIC VECTOR(30 DOWNTO 0) ←
BEGIN
                                               Ingen cin
   U0: COMPONENT full adder
          PORT MAP (a=>a(0),b=>b(0),cin=>'0',
                                    y=>y(0), cout=>cint(0))
   G:FOR i IN 1 TO 30 GENERATE
                                                                  Component
       Ui: COMPONENT full adder
                                                                      tiations
              PORT MAP (a = > a(i), b = > b(i), cin = > cint(i-1),
                                      y=>y(i), cout=>cint(i)
   END GENERATE;
                                              Ripple carry
   U31:COMPONENT full adder
           PORT MAP (a = > a(31), b = > b(31), cin = > cint(30)
                                        y = > y (31) ;
END arch adder 32 bit;
MSB och LSB måste instantieras separat!
                                                cout är inte ansluten
```



Låt oss titta närmare på genereringen av bit 1 till 30

Generate statement måste ha en label

Index variabeln behöver inte deklareras



Vi behöver inte separata namn för de olika komponenterna

Vi kan se här att vi har en loop som kommer att vecklas ut till 30 en bitars adderare.

HDL FSM - Reduce 1s exar entity Reduce1Moor is port ( Clk : in std\_logic; : in std\_logic; one Reset: in std\_logic; [0] : out std\_logic); end Reduce1Moor; twols architecture BEHAVIORAL of Reduce1Moor is type state\_type is (zero,one1,two1s); --Tillståndsdeklaration signal state:state\_type;

#### begin

\_\_\_\_

\_\_\_\_

end BEHAVIORAL;

#### Tillståndskodning (på ett ställe, enkelt att ändra)

```
architecture BEHAVIORAL of Reduce1Moor is constant zero: std_logic_vector (1 downto 0) :="00"; constant one1: std_logic_vector (1 downto 0) :="01"; constant two1s: std_logic_vector (1 downto 0) :="10"; signal state: std_logic_vector (1 downto 0);
```

#### Moore VHDL FSM 2-process lösning (forts)

```
ASM_P: process(Clk,Reset) -- Synkron process
begin
if Reset = '1' then -- Asynkron reset
state<=zero; -- Reset tillstånd
elsif Clk'event and Clk='1' then
state<=next_state
end if;
end process ASM_P;
```

```
zero
[0]
0
one1
[0]
two1s
1
[1]
```

```
-- Kombinatorisk process
next_s:process(state,I)
begin
next state <=zero
 case state is
     when zero=> O<='0';
          if I='1' then next_state <=one1;
          end if:
     when one1=> O<='0';
          if I='1' then next state <=two1s;
          end if:
     when two1s=> O<='1';
          if I='1' then
             next_state <=two1s;</pre>
          end if;
   end case;
end process next_s;
```

#### Mealy VHDL FSM

```
architecture BEHAVIORAL of Reduce1Mealy is
type state_type is (zero,one1); --Tillståndsdeklaration
                                                                         zero
signal state:state_type;
                                                                         [0]
signal next_state:state_type;
                                                                           1/0
                                                                 0/0
                                  p2:process(state,I)
                                   begin
                                                                         one1
                                                                         [0]
                                       case state is
                                        when zero=>
                                            if I='1' then next_state<=one1; O<='0';
begin
                                                else next_state<=zero; O<='0';
 p1:process(Clk, Reset, next_state)
                                            end if;
 begin
                                           when one1=>
    if Clk'event and Clk='1' then
                                            if I='1' then next_state<=one1; O<='1';
     if Reset = '1' then state<=zero;
                                                else next state<=zero; O<='0';
         else state<=next state;
                                            end if:
    end if; end if;
                                           when others=> next state<=zero;
 end process p1;
                                       end case;
                                   end process p2;
                                  end BEHAVIORAL;
```