EDA234 Lab 1: Lab Tutorial

Weihan Gao weihanga@chalmers.se

November 8, 2022

1 First step

We implemented the second counter in three modules – Cntsecond_forBolt.vhdl, digital_show.vhdl and top.vhdl. Cntsecond module counts the 1Hz clk_1s and generates the 2 numbers – cnt_L and cnt_H, ranging from 0 to 9 and 0 to 5. They will be shown on two digital segments through the digital_show module at nearly 200Hz. Top module contains these two modules and has a process to divide the system clk frequency(100MHz) into the two clks we want.

The partner in the lab is Yuxiang Cao.




Figure 1: Simple block diagram.

2 Second step

The registers we used are about 70 after initial implementation. And we first thought to reduce the use of sequential logic. So we put the case(for encoding) out of the rising_edge in digital_show.vhdl and the number of regs is down to 63.

Site Type	11	Jsed	Ī	Fixed	ļ	Available	l	Util%
Slice LUTs*		61	Ī	0	Ī	63400		0.10
LUT as Logic		61	-	0		63400		0.10
LUT as Memory		0	1	0	1	19000		0.00
Slice Registers		70		0		126800		0.06
Register as Flip Flop		70	1	0	1	126800		0.06
Register as Latch		0		0		126800		0.00
F7 Muxes		0	1	0	1	31700		0.00
F8 Muxes	1	0	1	0	I	15850		0.00

Figure 2: Initial number of regs.



Figure 3: Put the case out of rising_edge(clk_sw).

30	+	+	+		+
31	Site Type	Used	Fixed	Available	Util%
32 33	Slice LUTs*	61	0	63400	0.10
34	LUT as Logic	61	0	63400	0.10
35	LUT as Memory	0	0	19000	0.00
36	Slice Registers	63	0	126800	0.05
37	Register as Flip Flop	63	0	126800	0.05
38	Register as Latch	0	0	126800	0.00
39	F7 Muxes	0	0	31700	0.00
40	F8 Muxes	0	0	15850	0.00
41	+	+	+	+	++

Figure 4: Number of regs after first modification.

Then we found the biggest part of regs is those in LUT, which means two counters in fre_div at top are over the limit. We could use only one counter to reach the requirement by containing the smaller counter in a bigger one. Finally, we used 43 regs and no latch.

```
80 signal count_1s: std_logic_vector(27 downto 0);
81 signal count_sw: std_logic_vector(19 downto 0);
```

Figure 5: Two counters for freq_div.

Figure 6: Delete the clk_sw proc and put them in the clk_1s proc. When the number is $2\hat{1}8$, the clk_sw flips.

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	52		63400	0.08
LUT as Logic	52	0	63400	0.08
LUT as Memory	0	0	19000	0.00
Slice Registers	43	0	126800	0.03
Register as Flip Flop	43	0	126800	0.03
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

Figure 7: Final regs we used.