

EDA234 Lab 1: Lab Tutorial

Weihan Gao weihanga@chalmers.se

November 8, 2022

1 First step

We implemented the second counter in three modules – Cntsecond_forBolt.vhdl, digital_show.vhdl and top.vhdl. Cntsecond module counts the 1Hz clk_1s and generates the 2 numbers – cnt.L and cnt.H, ranging from 0 to 9 and 0 to 5. They will be shown on two digital segments through the digital_show module at nearly 200Hz. Top module contains these two modules and has a process to divide the system clk frequency(100MHz) into the two clks we want.

The partner in the lab is Yuxiang Cao.




Figure 1: Simple block diagram.

2 Second step

The registers we used are about 70 after initial implementation. And we first thought to reduce the use of sequential logic. So we put the case(for encoding) out of the rising_edge in digital_show.vhdl and the number of regs is down to 63.

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	61	0	63400	0.10
LUT as Logic	61	0	63400	0.10
LUT as Memory	0	0	19000	0.00
Slice Registers	70	0	126800	0.06
Register as Flip Flop	70	0	126800	0.06
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

Figure 2: Initial number of regs.

```

58 :   elsif rising_edge(clk_sw) then
59 :       sel<='1';
60 :       if(sel='1') then
61 :           AN_TURN_ON<="11111101";
62 :           show_number <= '0' & cnt_H;
63 :       elsif(sel='0') then
64 :           AN_TURN_ON<="11111110";
65 :           show_number <= cnt_L;
66 :       end if;
67 :       sel <= not(sel);
68 :
69 :       case show_number is
70 :           when "0000" =>
71 :               digital <= "1000000";
72 :           when "0001" =>
73 :               digital <= "1111001";
74 :           when "0010" =>
75 :               digital <= "0100100";
76 :           when "0011" =>
77 :               digital <= "0110000";
78 :           when "0100" =>
79 :               digital <= "0011001";
80 :           when "0101" =>
81 :               digital <= "0010010";
82 :           when "0110" =>
83 :               digital <= "0000010";
84 :           when "0111" =>
85 :               digital <= "1111000";
86 :           when "1000" =>
87 :               digital <= "0000000";
88 :           when "1001" =>
89 :               digital <= "0010000";
90 :           when others =>
91 :               digital <="1111111";
92 :       end case;
93 :   end if;
94 :
58 :   elsif rising_edge(clk_sw) then
59 :       sel<='1';
60 :       if(sel='1') then
61 :           AN_TURN_ON<="11111101";
62 :           show_number <= '0' & cnt_H;
63 :       elsif(sel='0') then
64 :           AN_TURN_ON<="11111110";
65 :           show_number <= cnt_L;
66 :       end if;
67 :       sel <= not(sel);
68 :       end if;
69 :       case show_number is
70 :           when "0000" =>
71 :               digital <= "1000000";
72 :           when "0001" =>
73 :               digital <= "1111001";
74 :           when "0010" =>
75 :               digital <= "0100100";
76 :           when "0011" =>
77 :               digital <= "0110000";
78 :           when "0100" =>
79 :               digital <= "0011001";
80 :           when "0101" =>
81 :               digital <= "0010010";
82 :           when "0110" =>
83 :               digital <= "0000010";
84 :           when "0111" =>
85 :               digital <= "1111000";
86 :           when "1000" =>
87 :               digital <= "0000000";
88 :           when "1001" =>
89 :               digital <= "0010000";
90 :           when others =>
91 :               digital <="1111111";
92 :       end case;
93 :   end process L;
94 :

```

Figure 3: Put the case out of rising_edge(clk_sw).

30						
31		Site Type		Used		Fixed
32						Available
33						Util%
34		Slice LUTs*		61		0
35		LUT as Logic		61		0
36		LUT as Memory		0		19000
37		Slice Registers		63		0
38		Register as Flip Flop		63		0
39		Register as Latch		0		126800
40		F7 Muxes		0		31700
41		F8 Muxes		0		15850

Figure 4: Number of regs after first modification.

Then we found the biggest part of regs is those in LUT, which means two counters in `fre_div` at top are over the limit. We could use only one counter to reach the requirement by containing the smaller counter in a bigger one. Finally, we used 43 regs and no latch.

```

80 signal count_ls : std_logic_vector(27 downto 0);
81 signal count_sw : std_logic_vector(19 downto 0);

```

Figure 5: Two counters for `freq_div`.

```

108 proc_clk: process (clk,rstn)
109 begin -- process proc_clk
110     if rstn='0' then
111         clk_1s <= '0';
112         count_1s <= x"00000000";
113         --clk_sw <= '0';
114     elsif rising_edge(clk) then
115         if count_1s=x"2faf07f" then
116             --if count_1s=x"00000100" then
117                 count_1s <= x"00000000";
118                 clk_1s <= not(clk_1s);
119             else
120                 count_1s <= conv_std_logic_vector((unsigned(count_1s)+1),28);
121             end if;
122         end if;
123     end if;
124     -- if ("000000000000000000" = count_1s(17 downto 0)) then
125     -- --if ("000" = count_1s(2 downto 0)) then
126     --     clk_sw <= not(clk_sw);
127     -- else
128     --     --clk_sw <= clk_sw;
129     -- end if;
130 end if;
131 end process proc_clk;
132
133 proc_clk_sw: process (clk,rstn)
134 begin -- process proc_clk_sw
135     if rstn='0' then
136         count_sw <= x"000000";
137         clk_sw <= '0';
138     elsif rising_edge(clk) then
139         if count_sw=x"7a120" then
140             --if count_1s=x"00000010" then
141                 count_sw <= x"000000";
142                 clk_sw <= not(clk_sw);
143             else
144                 count_sw <= conv_std_logic_vector((unsigned(count_sw)+1),20);
145             end if;
146         end if;
147     end if;
148 end process proc_clk_sw;
149
150

```




Figure 6: Delete the clk_sw proc and put them in the clk_1s proc. When the number is 218, the clk_sw flips.

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	52	0	63400	0.08
LUT as Logic	52	0	63400	0.08
LUT as Memory	0	0	19000	0.00
Slice Registers	43	0	126800	0.03
Register as Flip Flop	43	0	126800	0.03
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

Figure 7: Final regs we used.