**UNIVERSITY OF ENGINEERING AND TECHNOLOGY  
 LAHORE, PAKISTAN**

****

**AMBA AHB-Lite Protocol Verification Plan**

March 31, 2022.

**Submitted By:**


Ghulam Mustafa

2018-MS-EE-42

**Department of Electrical Engineering**

**AHB-Lite Protocol:**

Advance HIGH Performance-Lite (AHB-lite) is a bus interface that supports a single bus master and provides HIGH bandwidth operations. The most common slaves used for this protocol are internal memory devices, external memory interfaces, and HIGH bandwidth peripherals. The figure given below illustrates an AHB-Lite system design having one master and multiple slaves.

****

The main components of the AHB-Lite system are as follows:

1) Master

2) Slave

3) Decoder

4) Multiplexor

An AHB-Lite master provides address and control information to initiate read and write operations. The slave responds to transfers initiated by masters in the system. The slave uses the select signal from the decoder to control when it responds to a bus transfer. The slave signals back to the master i.e., the success, failure, or waiting of the data transfer. This component decodes the address of each transfer and provides a select signal for the slave that is involved in the transfer. It also provides a control signal to the multiplexor. A slave-to-master multiplexor is required to multiplex the read data bus and response signals from the slaves to the master.

**Working of Protocol:**

The master starts a transfer by driving the address and control signals. These signals

provide information about the address, direction, width of the transfer, and indicate if

the transfer forms part of a burst. Transfers can be of different types for instance single, incrementing bursts that do not wrap at address boundaries, wrapping bursts that wrap at particular address boundaries, etc. The write data bus moves data from the master to a slave, and the read data bus moves data from a slave to the master. Every transfer consists of two phases i.e. address phase and data phase. A slave cannot request that the address phase is extended and therefore all slaves must be capable of sampling the address during this time. However, a slave can request that the master extends the data phase by using a HREADY signal. This signal, when LOW, causes wait states to be inserted into the transfer and enables the slave to have extra time to provide or sample data. The slave uses a response signalto indicate the success or failure of a transfer.

**Different Signals:**

|  |  |  |
| --- | --- | --- |
| **Name** | **Destination** | **Description** |
| **HCLK** | HCLK source | The HCLK source for all operations on the protocol. Input signals are sampled at the rising edge and changes in output signals happen after the rising edge |
| **HRESTn** | Reset Controller | Asynchronous primary reset for all bus elements |
| **HADDR [31:0]** | Slave and Decoder | Address bus of 32 bits |
| **HBURST [2:0]** | Slave | Indicates the type of burst signal including wrapping and incrementing bursts |
| **HSIZE [2:0]** | Slave | Indicates the size of transfer from 8 bits to 1024 bits |
| **HRDATA [31:0]** | Multiplexor | Read data bus to transfer the data from a Slave’s location to the Master via multiplexor |
| **HREADYOUT** | Multiplexor | Indicates transfer has finished on the bus and is used to extend the data phase |
| **HRESP** | Multiplexor | Provides additional information on whether the transfer was successful or failed |
| **HSELx** | Slave | Indicates current transfer is intended for the selected slave |
| **HRDATA [31:0]** | Master | Read data bus to rout to Master |
| **HREADY** | Master and Slave | Indicates completion of previous transfer |
| **HRESP** | Master | Transfer response |

# **Verification Plan:**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **No** | **Feature** | **Test Description** | **Ref.** | **Type** | **Result** | **Comments** | **Expected Outcome** |
| **1** | **Write transfer** | An address A is driven onto the bus. The slave will sample the address A on the next rising HCLK edge. Afterward, the slave will drive the HREADY response. This response is sampled on the next rising edge of HCLK. | 3.1 | **TR** |  | HWRITE is high, indicating a write transfer and the master broadcasts data on the write data bus, HWDATA [31:0]. | The address phase should not be more than one cycle. The slave must only sample address when HREADY is high. The Data(A) must be written at the address A and a completed transfer is signaled i.e., HRESP should be low and HREADY should be high. |
| **2** | **Read transfer** | An address A is driven onto the bus. The slave will sample the address A on the next rising HCLK edge. Afterward, the slave will drive the HREADY response. This response is sampled on the next rising edge of HCLK. | 3.1 | **TR** |  | HWRITE is low, a read transfer is performed and the slave must generate the data on the read data bus, HRDATA [31:0]. | The address phase should not be more than one cycle. The slave must only sample address when HREADY is high. The Data(A) must be read from address A and completed transfer is signaled |
| **3** | **Multiple transfers and waited cycles** | Three addresses A, B, and C are driven onto the bus. The addresses are sampled on rising HCLK edges during their address phases. Wait states are added using HREADY. Transfer to address A is one wait state. Transfer to address B is two wait states. | 3.1 | **TR** |  | When a transfer is extended it has side effects of extending the address phase of the next transfer. | Since the data phase of address, A is extended the address phase of B is extended by one cycle. The address phase of C is extended by three cycles. |
| **4** | **Write followed by Read transfer** | An address A is driven onto the bus twice. The slave will sample the address A on the first and second rising HCLK edge for write and read transfer respectively. Firstly, HWRITE is high, indicating a write transfer and the master broadcasts data on the write data bus, HWDATA [31:0]. Lastly, HWRITE is set low, a read transfer is performed and the slave must generate the data on the read data bus, HRDATA [31:0]. | 3.1 | **TR** |  | During the Write transfer, the completed transfer is signaled. During the Read transfer, the completed transfer is signaled i.e., HRESP should be low and HREADY should be high. | Based on the specifications of the memory. Read transfer should produce the updated Data(A). |
| **5** | **Read followed by Write transfer** | An address A is driven onto the bus twice. The slave will sample the address A on the first and second rising HCLK edge for read and write transfer respectively.  Firstly, HWRITE is set low, a read transfer is performed and the slave must generate the data on the read data bus, HRDATA [31:0]. Lastly, HWRITE is high, indicating a write transfer and the master broadcasts data on the write data bus, HWDATA [31:0]. | 3.1 | **TR** |  | During the Read transfer, the completed transfer is signaled i.e., HRESP should be low and HREADY should be high.  During the Write transfer, the completed transfer is signaled i.e., HRESP should be low and HREADY should be high. | Based on the specifications of the memory. Read transfer should produce the Data(A) which was stored before Write transfer.  The Write transfer will update Data(A). |
| **6** | **Wrapping burst types:**  **WRAP4** | In WRAP4, firstly address A+4, address A+8 and address A+12 is driven onto the bus which is sampled by the slave on the rising HCLK edges of their address phases. After the transfer at address A+12, we have reached the address boundary therefore next transfer is wrapped to address A. | 3.5 | **A** |  | Wrapping bursts wrap when they cross an address boundary.   Address boundary = no. of beats x size of transfer in bytes. | In WRAP4 the burst is a four-beat burst of word transfers; the addresses wrap at a 16-byte boundary. |
| **7** | **Incrementing burst type:**  **INCR4** | Firstly, address A+4, A+8, and A+12 is driven onto the bus which is sampled by the slave on the rising HCLK edges of their address phases. After the transfer to address A+12, we have reached the address boundary. Since we are using incrementing burst type. Instead of wrapping around, it will transfer to the next location which is A+16. | 3.5 | **TR** |  | Incrementing bursts access sequential locations. The addresses of each transfer in the burst are an increment of the previous address. | In INCR4, the transfers are incremented by 4. |
| **8** | **Incrementing burst type:**  **INCR and undefined length burst** | The first burst is driven on the bus which consists of two halfword transfers at an address A.  The second burst is read consisting of three word read transfers starting at address B | 3.5 | **TR** |  | - | In the first burst, the transfer address is incremented by two.  In the second burst, the transfer address is incremented by four.  For all the above scenarios the slave will provide a completed transfer signal. |
| **9** | **Global Signal:**  **HRESTn** | After a random read or write transfer an HRESTn is driven low asynchronously.  HREADYOUT must be high. HTRANS [1:0] must indicate IDLE. | 7.1.2 | **A** |  | HRESTn is an active low signal.  Primary reset for all bus elements. | All bus elements will reset. |
| **10** | **Master Signal:**  **IDLE** | An address A is driven onto the bus. An IDLE transfer is inserted to this address. | 3.2 | **A** |  | - | The transfer must be ignored by the slave. |
| **11** | **Master Signal:**  **BUSY** | Address A and B are driven onto the bus. When a BUSY transfer is inserted on address A then the address and control signals must reflect the next burst transfer i.e., address B. A sequential transfer is signaled for address B. | 3.2 | **A** |  | - | After the complete transfer signal from the slave for address A; address B is sampled during the sequential transfer. |
| **12** | **Transfer type changes:**  **IDLE to NONSEQ** | Address A, B, C, and X are driven onto the bus. One IDLE transfer is inserted to address B and address C. The transfer type is changed to NONSEQ and initiates a transfer to address x. With HREADY low, the HTRANS is kept constant. | 3.6.1 | **A** |  | - | The slave will sample address A at the rising HCLK edge of the address phase. After successful transfer to address A the slave will ignore the IDLE transfers i.e., transfers associated with addresses B and C will be neglected. Then, address B will be sampled in its address phase. Transfer to address B will complete and slave will signal a complete transfer response. |
| **13** | **Transfer type changes:**  **BUSY to SEQ for a fixed-length burst** | A sequential address A is driven onto the bus. Then a busy transfer is inserted and address B is driven on the bus. Wait states are added by keeping HREADY low. A sequential address C is driven on the bus. The transfer type changes from BUSY to SEQ. HTRANS is kept constant and slaves must keep HREADY low during this phase.  Then HREADY is set high. | 3.6.1 | **A** |  | - | Transfer to address A completes when HREADY is set high. In the next cycle, the transfer to address B completes, and then in the next cycle the transfer to address C completes. |
| **14** | **Transfer type changes:**  **BUSY to NONSEQ for an undefined length burst** | We have an undefined length burst. A sequential address A is driven onto the bus. Then a busy transfer is inserted to address B and is driven onto the bus. Wait states are added by keeping HREADY low. Then a nonsequential address C is driven onto the bus. The transfer type changes from BUSY to NONSEQ.HTRANS is kept constant and slaves must keep HREADY low during this phase | 3.6.1 |  |  | - | The undefined length burst completes with HREADY high.  The burst is terminated due to the NONSEQ transfer type.  Then the transfer of address C is signaled completed by the slave.  In the next cycle, the transfer to address B completes, and then in the next cycle the transfer to address C completes. |
| **15** | **Address change during wait state with IDLE transfer** | A single burst is initiated to address A and is driven onto the bus. Then another address Y is initiated onto the bus. An IDLE transfer is inserted to this address. The slave inserts a wait state by keeping HREADY low. Then another address Z is initiated onto the bus. An IDLE transfer is inserted to this address. Then, a NOSEQ transfer is inserted to another address B, and is driven onto the bus. The transfer type changes to NONSEQ. Until HREADY goes HIGH, no more address changes are permitted. | 3.6.2 |  |  | - | During the address phases of address, A and address B the slave samples the addresses at the rising edge of the HCLK cycle. The slave will signal a completed transfer after the transfer to address A. IDLE transfers are ignored by the slave between addresses A and B. Then, the slave will signal a completer transfer after the transfer to address B. |
| **16** | **Address change during awaited transfer after an ERROR** | Two sequential addresses A and B are driven onto the bus. The address phase of address A is one cycle whereas the address phase of address B is extended to two cycles Then an address C is inserted with IDE transfer and driven onto the bus. As a result, the transfer type is changed to IDLE. | 3.6.2 |  |  | - | The addresses are sampled at the rising edge of the HCLK cycle in their address phases. During the first cycle of the data phase of address A, the slave provides an OKAY response. During the first cycle of the data phase of address B, the slave provides an OKAY response. Since the address phase was extended therefor in the next cycle slave will generate an ERROR response. During this cycle, the transfer type changed successfully.  In the next cycle, the slave responds with an OKAY signal. |
| **17** | **Slave response:  Transfer done** | A write or read transfer is carried out on address A. | 5.1.1 | **A** |  | - | A completed transfer is signaled when HREADY is high and HRESP is OKAY. |
| **18** | **Transfer pending response** | An address A is driven onto the bus with 3 waited states. This is done by keeping the HREADY low during the data phase of address A. Then an address B is driven onto the bus with zero wait states. The HRESP and HREADY signals are monitored | 5.1.1  5.1.1 | **A** |  | These assertions were implicit in the previous tests. | During the waited states, the HRESP is low and HREADY is also low which indicates that the transfer is pending. After the wait states, the transfer of address A is signaled. |

## Explanation of Different Fields

|  |  |
| --- | --- |
| **No.** | The serial number of the test. |
| **Feature** | The feature which the current test is verifying in full or partially. The feature is usually on the abstraction level of a user. |
| **Test Description** | A detailed description of the test case is performed. You can be as verbose as you want. |
| **Ref.** | Reference to the section in the related standard document. The section number, as well as page numbers, should be described here. |
| **Type** | Type of the test. Whether the test is an assertion (A) or a transaction (T) type. |
| **Result** | Indicates that the given module has passed (P) or failed (F) the test. |
| **Comments** | Any other comments about the test or its results that you want to mention. |