

Figure 7.42 Main controller state for .

Figure 7.42 shows the assembly code for the `nop` instruction. The assembly code is:

 $\Rightarrow \text{nop} = \text{sll } \$0, \$0, 0$

 The `opcode` is `0000000`.

 $\hookrightarrow \text{sll where shift}=0$

 $\Rightarrow \text{uses sll ALU control}$

 For FSM, treat as "R-type"

Jr → SO → S1 → S13 → SO
Jrd → SO → S1 → S18 → S11 → SO

Jump(j) \rightarrow S0 \rightarrow S1 \rightarrow S11 \rightarrow S0

R-types → S0 → S1 → S6 → S7 → S0
Z-types → S0 → S1 → S9 → S10 → S0

$$BNE \neq BEQ \rightarrow 50 \rightarrow 51 \rightarrow 58 \rightarrow 50$$

513-JR

ALUSrcA = 1
ALUSrcB = 00
ALUOp = 00
PCSrcC = 00
PCWrite = 1

* A as ALU Input,
ALUOp = add,
Select ALU output,
Wrtih PC

Jal → Jump & link
Jr → Jump to address in register

in register

- add R
 - addi I
 - sub R
 - and R
 - andi I
 - or R
 - ori I
 - xor R
 - xorri I
 - nor R
 - sll R
 - sra R
 - srl R
 - slt R
 - slti I
 - beq R
 - bne J
 - j J
 - jal J
 - jr J
 - lw
 - sw
 - nop
- 3 Branches*

*No op
(32'h0)*




Figure 7.30 Data flow during the fetch step