Embedded Systems Lab 2: DE2 Graphics and Hardware

Part 1: LCD Display

This section is designed to get the student used to reading and interpreting pre-written code. It also introduces the student to extracting information from data sheets and information tables and a first peek at a commonly missed difference between simulation, desktop implementation and deployment – start up timing.

Set up

Download the Lab 2 Part 1 package from the course website and extract to your working directory.

Understanding the code

Driving the LCD is split in to two parts. LCD.v contains the instructions and data to move to the LCD while LCD Controller.v is responsible for actually driving the LCD pins.

An extract of the pin functions and instruction set for the LCD are shown below. The data to be transferred to the LCD is encoded in the look-up table in LCD.v

Table 1 LCD Pin Assignments

Pin Functions

Signal	No. of Lines	I/O	Device Interfaced with	Function								
RS	1	I	MPU	Selects registers. 0: Instruction register (for write) Busy flag: address counter (for read) 1: Data register (for write and read)								
R∕W	1	I	MPU	Selects read or write. 0: Write 1: Read								
E	1	Ī	MPU	Starts data read/write.								
DB4 to DB7	4	I/O	MPU	Four high order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U. DB7 can be used as a busy flag.								
DB0 to DB3	4	I/O	MPU	Four low order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U. These pins are not used during 4-bit operation.								

Table 2 LCD Instructions

Table 6 Instructions

Code									Execution Time (max) (when fee or					
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	f _{osc} is 270 kHz)		
Clear display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.			
Return home	0	0	0	0	0	0	0	0	1	-	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms		
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 μs		
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μs		
Cursor or display shift	0	0	0	0	0	1	S/C	R/L	_	_	Moves cursor and shifts display without changing DDRAM contents.	37 μs		
Function set	0	0	0	0	1	DL	N	F	_	_	Sets interface data length (DL), number of display lines (N), and character font (F).	37 μs		
Set CGRAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM data is sent and received after this setting.	37 μs		
Set DDRAM address	0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	Sets DDRAM address. DDRAM data is sent and received after this setting.	37 μs		
Read busy flag & address	0	1	BF	AC	AC	AC	AC	AC	AC	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 μs		
		•										•		

Table 3 The ASCII character set

Dec	Нх	Oct	Cha	r	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html	Chr	Dec	: Hx	Oct	Html Ch	<u>ır</u>
0	0	000	NUL	(null)	32	20	040	a#32;	Space	64	40	100	a#64;	0	96	60	140	& # 96;	8
1	1	001	SOH	(start of heading)	33	21	041	a#33;	1	65	41	101	a#65;	A	97	61	141	a#97;	a
2	2	002	STX	(start of text)	34	22	042	 4 ;	rr .	66	42	102	a#66;	В	98	62	142	a#98;	b
3	3	003	ETX	(end of text)	35	23	043	# ;	#	67	43	103	a#67;	C	99	63	143	a#99;	C
4	4	004	EOT	(end of transmission)	36	24	044	@#36;	ş	68	44	104	4#68;	D				@#100;	
5	5	005	ENQ	(enquiry)	37	25	045	a#37;	*	69			%#69;					a#101;	
6	6	006	ACK	(acknowledge)				&		70			a#70;					a#102;	
7				(bell)				'		71			a#71;			70.0		a#103;	
8		010		(backspace)				a#40;		72			6#72;					4 ;	
9		011		(horizontal tab))		73			a#73;					a#105;	
10		012		(NL line feed, new line)				6# 4 2;					a#74;					j	
11	В	013	VT	(vertical tab)				a#43;	+	75			a#75;					k	
12		014		(NP form feed, new page)				a#44;	1	76			a#76;					l	
13		015		(carriage return)	45			a#45;		77	_		a#77;					m	
14		016		(shift out)	46			a#46;		78			a#78;					n	
15	_	017		(shift in)	47			6#47;		79			a#79;					o	
		020		(data link escape)				a#48;		80			4#80;		1			p	_
				(device control 1)	49			a#49;					4#81;			. –		q	_
				(device control 2)				a#50;					6#82;					r	
				(device control 3)				3					6#83;					s	
				(device control 4)				4		ı			a#84;		1			t	
				(negative acknowledge)				6#53;					6#85;		1			u	
				(synchronous idle)				a#54;		ı			4#86;		1			v	
				(end of trans. block)				6#55;		I			a#87;					w	
				(cancel)				a#56;					6#88;					x	
		031		(end of medium)				a#57;		ı			6#89;					y	
		032		(substitute)	58			a#58;					6#90;		ı			z	
		033		(escape)				a#59;		91			a#91;		123	. –		{	
		034		(file separator)				<		92			6#92;						
		035		(group separator)				=		93			6#93;	-				}	
		036		(record separator)				>		I			6#94;					~	
31	1F	037	US	(unit separator)	63	3 F	077	?	2	95	5F	137	<u>@</u> #95;	_	127	7 F	177		DEL
													5	ourc	e: W	ww.	Look	upTables	mos.

Activities

The data and instructions to the LCD are 8-bits wide. Why are the entries in LCD.v's LUT_DATA 9 bits wide? What role does the most significant bit play (hint: the highest bit of LUT_DATA is only read once, where and why)?

The instructions to initialise the LCD are given at the beginning of the LUT. Convert each hexadecimal instruction to its binary equivalent and look them up in the table of LCD instructions (Table 2 above). Comment each of the first 5 LUT entries describing what each entry does. Where full descriptions of the bit purposes aren't given above (e.g. the Entry Mode Set I/D bit), just write the bit name and value in the comment.

Display characters are given by their ASCII representation. Using the table of ASCII codes (Table 3 above), change the message displayed on the LCD to whatever you wish.

The Reset_Delay module makes sure the LCD doesn't start receiving commands for some time after the FPGA starts up. Noting that the clock is 50MHz, how long does that module wait before it sets the reset line high?

Try commenting out the ${\tt Reset_Delay}$ module instantiation and replacing it with

```
assign DLY_RST = 1;
```

The program should still work. Given that, what's the point of having this delayed reset? Hint: Refer to the Reset Function extract of the LCD data sheet shown below and think: What's different

between how you're using the FPGA in labs compared to how it might be used in an Embedded System?

Reset Function

Initializing by Internal Reset Circuit

An internal reset circuit automatically initializes the HD44780U when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state until the initialization ends (BF = 1). The busy state lasts for 10 ms after V_{CC} rises to 4.5 V.

- 1. Display clear
- 2. Function set:

DL = 1; 8-bit interface data

N = 0; 1-line display

F = 0; 5×8 dot character font

- Display on/off control:
 - D = 0; Display off
 - C = 0; Cursor off
 - B = 0; Blinking off
- 4. Entry mode set:
 - I/D = 1; Increment by 1
 - S = 0; No shift


Note: If the electrical characteristics conditions listed under the table Power Supply Conditions Using Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the HD44780U. For such a case, initial-ization must be performed by the MPU as explained in the section, Initializing by Instruction.

Part 2: Fun with Clocks

In this section, we will learn how to drive the VGA display, use the Quartus MegaFunction Wizard to generate pre-written parameterised modules and learn some of the subtler aspects of clock generation.

Set up

Download the Lab 2 Part 1 package from the course website and extract to your working directory. You should have the following files:



Connect a VGA cable from the output of the DE2 board to the input on the back of your main monitor. When testing the VGA function, you will use the control keys on your monitor to switch backwards and forwards between the PC output and the board output.

Understanding the Code

The code is split in to two parts; ESLab_VGA.v provides all the top level connections, while vga_time_generator.v takes care of generating synchronization and timing signals to the display.

The time generator produces two three signals of interest, <code>CounterX</code> and <code>CounterY</code> contain the current row and column being drawn to the screen and <code>VGA_BLANK_N</code> is high when these two are valid. In order to draw to the screen at a particular location, all one has to do is wait for the counters to be valid and at the correct location, then set the RGB signals to the desired colour. The example code draws a vertical red line and a horizontal green line in exactly this way.

Activities

Part 1: Basic VGA

How many bits are used for each colour channel and therefore how many different colours can be displayed on the screen with this code?

At what resolution is the screen being driven?

The VGA timing generator has 'Porch' timings. These are extra pixels added off the screen at the top, bottom, left and right to provide padding around the main image. When the VGA code is writing to this porch area, the VGA_BLANK_N is set to o but does CounterX and CounterY start inside the porch area or inside the main screen? That is, is the first visible pixel in the X direction CounterX == 0 or CounterX == hfporch (=16)? Answer this question by looking at the code in vga timing generator.v then confirm experimentally.


The blue channel currently isn't utilised for anything. Write code to generate a blue diagonal gradient as shown below. It might be helpful to start with a vertical gradient first.



Part 2: Clock Generation and the Megafunction Wizard

The VGA Timing Generator requires a 25MHz clock input. This is generated from the 50MHz signal with the following code:

In lectures, it was explained that generating your own clocks by dividing external ones in logic is generally a bad idea. Logic propagation times through the chip are much greater than clock propagation times, so clock skew issues can arise. In this particular case though, it's quite safe. To see why, open the "Compilation Report" tab, expand the "Fitter" item and click "Messages". A screen shot of this is shown below.



The Quartus fitter is smart enough to recognize some logic nets as actually being clocks and "Promotes" them to clock nets, for which clock skew doesn't matter as much. Find the message in the window that confirms that the VGA_CLK net has been recognized as a clock signal and is therefore perfectly safe to use in this fashion. Which other net has been promoted to a clock? Look at the code for that second net, does its behaviour look approximately "clock-like"?


Expand the "TimeQuest Timing Analyzer" section of the Compilation Messages tab, then the "Slow 1200mV 85C Model" section and click "Fmax Summary". The VGA_CLK must run at 25MHz, has the promotion to clock net meant that that frequency can be achieved?

There are a limited number of clock nets for the Fitter to work with and it might not always get this promotion correct. To make the clock generation explicit, one might use a PLL.


From the Tools menu, select Megawizard Plug-in Manager. Click Next to create a new custom megafunction variation.

Look through the list of available logic blocks, there are options to create floating- or fixed-point arithmetic blocks, communications interfaces and also the Nios II soft-core processor that will be examined in a future lab.


Select the ALTPLL block under the I/O tab and enter ` $vga_pll.v'$ on the end of the output file path. Ensure that the Verilog HDL language and Cyclone IV E device family are selected. Click Next.




Set the Input Clock frequency to 50MHz and click Next.



Uncheck all the options for extra signals as shown below.




Click Next several times leaving the tabs at their default values until you reach the configuration for clk co shown below. Check "Enter output clock frequency" and set it to 25MHz.



Each PLL can generate up to five clocks (co to c₄), each with their own frequency, phase shift and duty cycle. In this case we only need a single clock, so once co is configured, click Finish.

Uncheck the vga_pll_bb.v field and click Finish again.



On the "Files" tab of the Project Navigator, you will now see vga_pll.qip. Expand that, you will see the source file vga_pll.v. Have a look through that file, nothing should be edited by hand however you need to note the module port list so you know how to instantiate the device.

Back in $ESLab_VGA.v$, comment out the always block that used to generate the VGA_CLK code and write the following instead:

```
vga pll vpll (.inclk0(CLOCK 50), .c0(VGA CLK));
```

Remove the 'reg' specifier from the VGA_CLK input (PLLs drive wires) then recompile the design and verify that it still works.

Part 3: VGA Characters

When correctly instantiated, the following module will draw a 10 x 200 pixel white box to the screen with the top-left corner given as an input to the module.

ENGN8537 Embedded Systems, Lab 2

```
module vga char1 (
      counterX,
      counterY,
      baseX,
      baseY,
      vga_r,
      vga_g,
      vga_b);
input [11:0] counterX;
input [11:0] counterY;
input [11:0] baseX;
input [11:0] baseY;
output [9:0] vga r;
output [9:0] vga g;
output [9:0] vga_b;
wire inBox;
assign inBox = counterX > baseX &&
                              counterX < baseX + 10 &&</pre>
                              counterY > baseY &&
counterY < baseY + 200;</pre>
assign vga r = inBox ? 10'h3ff : 10'b0;
assign vga_g = inBox ? 10'h3ff : 10'b0;
assign vga b = inBox ? 10'h3ff : 10'b0;
endmodule
```

This box is a very simple way to represent a '1'. Write modules for each of the numbers o-9, either built out of blocks or using more complicated and pretty tests if you wish. Write code at the top level that uses the switches SW[2:0] to select which character is shown on the screen.

Extra Time

If you have spare time, see whether you can get two-digit numbers to display correctly.