







TL061, TL061A, TL061B, TL062, TL062A, TL062B, TL064, TL064A, TL064B SLOS078M - NOVEMBER 1978 - REVISED JUNE 2023

# TL06xx Low-Power JFET-Input Operational Amplifiers

#### 1 Features

- Very low power consumption
- Typical supply current: 200 µA (per amplifier)
- Wide common-mode and differential voltage
- Low input bias and offset currents
- Common-mode input voltage range includes V<sub>CC+</sub>
- Output short-circuit protection
- High input impedance: JFET-input stage
- Internal frequency compensation
- Latch-up-free operation
- High slew rate: 3.5 V/µs typical
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## 2 Applications

- **Tablets**
- White goods
- Personal electronics
- Computers


## 3 Description

The TL06x (TL061, TL062, and TL064) family of industry-standard operational amplifiers (op amps) mirror the TL07x and TL08x family of op amps with lower power consumption. These devices provide outstanding value for cost-sensitive applications, featuring high input impedance, wide bandwidth, high slew rate, and low input offset and input bias currents. High ESD (1.5 kV, HBM), integrated EMI and RF filters, and wide temperature operation enable the TL06x devices to be used in rugged and environmentally-demanding applications.

#### **Device Information**

PART NUMBER	CHANNEL COUNT	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
		D (SOIC, 8)	4.90 mm × 6.00 mm
TL061x	Single	P (PDIP, 8)	9.59 mm × 7.94 mm
		PS (SO, 8)	6.20 mm × 7.80 mm
		D (SOIC, 8)	4.90 mm × 6.00 mm
		P (PDIP, 8)	9.59 mm × 7.94 mm
TL062x	Dual	PS (SO, 8)	6.20 mm × 7.80 mm
		JG (CDIP, 8)	9.58 mm × 7.62 mm
		PW (TSSOP, 8)	3.00 mm × 6.40 mm
		FK (LCCC, 20)	8.89 mm × 8.80 mm
		D (SOIC, 14)	8.65 mm × 6.00 mm
		J (CDIP, 14)	19.4 mm × 7.90 mm
		N (PDIP, 14)	19.31 mm × 7.94 mm
TL064x	Quad	NS (SO, 14)	10.20 mm × 7.80 mm
		PW (TSSOP, 14)	5.00 mm × 6.40 mm
		W (CFP, 14)	21.78 mm × 9.21 mm
		FK (LCCC, 20)	8.89 mm × 8.80 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

Single-Pole, Low-Pass Filter



## **Table of Contents**

1 Features1	8 Detailed Description	14
2 Applications 1	8.1 Overview	
3 Description1	8.2 Functional Block Diagram	14
4 Revision History2	8.3 Feature Description	
5 Pin Configuration and Functions3	8.4 Device Functional Modes	14
6 Specifications5	9 Applications and Implementation	15
6.1 Absolute Maximum Ratings5	9.1 Application Information	15
6.2 ESD Ratings5	9.2 Typical Applications	
6.3 Recommended Operating Conditions5	9.3 System Examples	
6.4 Thermal Information (TL061)6	9.4 Power Supply Recommendations	18
6.5 Thermal Information (TL062)6	9.5 Layout	
6.6 Thermal Information (TL064)6	10 Device and Documentation Support	
6.7 Electrical Characteristics for TL06xC and	10.1 Documentation Support	20
TL06xxC7	10.2 Support Resources	20
6.8 Electrical Characteristics for TL06xxC and TL06xI8	10.3 Trademarks	
6.9 Electrical Characteristics for TL06xM9	10.4 Electrostatic Discharge Caution	<mark>20</mark>
6.10 Operating Characteristics9	10.5 Glossary	<mark>20</mark>
Typical Characteristics10	11 Mechanical, Packaging, and Orderable	
7 Parameter Measurement Information13	Information	20
		2

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version

NOTE. Fage numbers for previous revisions may differ from page numbers in	i the current version.
Changes from Revision L (May 2015) to Revision M (June 2023)	Page
<ul> <li>Updated the numbering format for tables, figures, and cross-references th</li> <li>Updated <i>Device Information</i> with package size and channel count, and rechannel count.</li> </ul>	
Updated TL061 pinout diagram in <i>Pin Configuration and Functions</i>	
<ul> <li>Changed Charged Device Model (CDM) ESD from 2 kV to 1.5 kV in ESD.</li> <li>Added table note for input bias current and input offset current on Electrical</li> </ul>	Ratings5
<ul> <li>TL06xxC</li> <li>Added table note for input bias current and input offset current on Electrica TL06xI</li> </ul>	8
Changed name of Electrical Characteristics for TL06xM and TL064M to Electrical Characteristics.	9
<ul> <li>Added table note for input bias current and input offset current on Electrica TL06xxC</li> </ul>	9
<ul> <li>Changed typical input voltage noise density at 1 kHz from 42 nV/√Hz to 30</li> <li>Updated description in Overview</li> </ul>	
Updated image in Functional Block Diagram	14
Changes from Revision K (January 2014) to Revision L (May 2015)	Page
Added Applications	1
<ul> <li>Added Pin Configuration and Functions section, ESD Ratings table, Feature Functional Modes, Application and Implementation section, Power Supply section, Device and Documentation Support section, and Mechanical, Pages section</li> </ul>	Recommendations section, Layout ckaging, and Orderable Information
Changes from Revision J (September 2004) to Revision K (January 2014	4) Page
Updated document to new TI data sheet format - no specification changes	
Deleted Ordering Information table	
Updated Features with Military Disclaimer	



# **5 Pin Configuration and Functions**




Figure 5-1. TL061x D, P, and PS Package, 8-Pin SOIC, PDIP, and SO (Top View)




Figure 5-2. TL062x D, JG, P, PS, and PW Package, 8-Pin SOIC, CDIP, PDIP, SO, and TSSOP (Top View)




Figure 5-3. TL064x D, J, N, NS, PW, and W
Package, 14-Pin SOIC, CDIP, PDIP, SO, TSSOP and
CFP (Top View)




Figure 5-4. TL062 FK Package, 20-Pin LCCC (Top View)




Figure 5-5. TL064 FK Package, 20-Pin LCCC (Top View)



## **Table 5-1. Pin Functions**

		PIN		5-1. Pili Fui				
	TL061	TLO	062	TL0	64	TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	D, P, PS	D, JG, P, PS, PW	FK	D, J, N, NS, PW, W	FK	_ ITPE(*)	DESCRIPTION	
1IN-	_	2	5	2	3	I	Negative input	
1IN+	_	3	7	3	4	I	Positive input	
1OUT	_	1	2	1	2	0	Output	
2IN-	_	6	15	6	9	I	Negative input	
2IN+	_	5	12	5	8	I	Positive input	
2OUT	_	7	17	7	10	0	Output	
3IN-	_	_	_	9	13	I	Negative input	
3IN+	_	_	_	10	14	I	Positive input	
3OUT	_	_	_	8	12	0	Output	
4IN-	_	_	_	13	19	I	Negative input	
4IN+	_	_	_	12	18	I	Positive input	
4OUT	_	_	_	14	20	0	Output	
IN-	2	_	_	_	_	I	Negative input	
IN+	3	_	_	_	_	I	Positive input	
			1 3		1			
			4 6	5		5		
NC	8		8		7		Do not connect	
NC	0	_	11 13	_	11	_	Do not connect	
			14 16		15			
			18 19		17			
OFFSET N1	1	_	_	_	_	_	Input offset adjustment	
OFFSET N2	5	_	_	_	_	_	Input offset adjustment	
OUT	6	_	_	_	_	0	Output	
V <sub>CC</sub> -	4	4	10	11	16	_	Power supply	
V <sub>CC+</sub>	7	8	20	4	6	_	Power supply	

<sup>(1)</sup> I = input, O = output



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC+</sub>	Supply voltage <sup>(2)</sup>			18	V
V <sub>CC</sub> -	Supply voltage			-18	\ \ \ \ \ \
$V_{\text{ID}}$	Differential input voltage <sup>(3)</sup>			±30	V
VI	Input voltage <sup>(2) (4)</sup>			±15	V
	Duration of output short circuit <sup>(5)</sup>	Unlir	nited		
T <sub>J</sub>	Operating virtual junction temperature			150	°C
	Case temperature for 60 seconds	FK package		260	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JG, U, or W package		300	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, N, NS, P, PS, or PW package		260	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to the midpoint between  $V_{CC^+}$  and  $V_{CC^-}$
- (3) Differential voltages are at IN+, with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or to either supply. Temperature or supply voltages must be limited so that the dissipation rating is not exceeded.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	
V <sub>(ESI</sub>	D) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC+</sub>	Supply voltage		5	15	V
V <sub>CC</sub> -	Supply voltage		-5	-15	V
V <sub>CM</sub>	Common-mode voltage	9	V <sub>CC</sub> - + 4	V <sub>CC+</sub> – 4	V
- CIW		TL06xM	<b>–</b> 55	125	
_	Ambient temperature	TL06xQ	-40	125	°C
T <sub>A</sub>	Ambient temperature	TL06xl	-40	85	C
		TL06xC	0	70	



# 6.4 Thermal Information (TL061)

		TLO	61	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(2) (3)</sup>	97	85	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance <sup>(4) (5)</sup>	_	_	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
- (2) Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} T_A)/R_{\theta JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JC}$ , and  $T_C$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} T_C) / R_{\theta JC}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with MIL-STD-883.

### 6.5 Thermal Information (TL062)

	TL062						
THERMAL METRIC <sup>(1)</sup>	D (SOIC)	P (PDIP)	PS (SO)	PW (TSSOP)	FK (LCCC)	JG (CDIP)	UNIT
	8 PINS	8 PINS	8 PINS	8 PINS	20 PINS	8 PINS	
R <sub>θ</sub> Junction-to-ambient thermal resistance <sup>(2)</sup> (3)	97	85	95	149	_	_	°C/W
$ \begin{array}{ c c } \hline R_{\theta} & \text{Junction-to-case (top) thermal} \\ \text{\tiny JC(to} & \text{resistance}^{(4)~(5)} \\ \text{\tiny p)} \end{array} $	_	_	_	_	5.61	14.5	°C/W

### 6.6 Thermal Information (TL064)

	TL064								
THERMAL METRIC(1)	D (SOIC)	N (PDIP)	NS (SO)	PS (SO)	PW (TSSOP)	FK (LCCC)	J (CDIP)	W (CFP)	UNIT
	14 PINS	14 PINS	14 PINS	8 PINS	14 PINS	20 PINS	14 PINS	14 PINS	
$R_{\theta}$ Junction-to-ambient thermal resistance <sup>(2)</sup> (3)	86	80	76	95	113	_	_	_	°C/W
$ \begin{bmatrix} R_{\theta} & \text{Junction-to-case (top) thermal} \\ \text{JC(t} & \text{resistance}^{(2)~(3)} \\ \text{op)} \end{bmatrix} $	_	_	_	_		5.61	15.05	14.65	°C/W

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
- (2) Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JC}$ , and  $T_C$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} T_C) / R_{\theta JC}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (3) The package thermal impedance is calculated in accordance with MIL-STD-883.



#### 6.7 Electrical Characteristics for TL06xC and TL06xxC

 $V_{CC\pm}$  = ±15 V,  $R_L$  = 10 k $\Omega$  to  $(V_{CC+} + V_{CC-}) / 2$  (unless otherwise noted)

VCC± -	PARAMETER		NDITIONS <sup>(1)</sup>		ΓL062C, ΤΙ	L064C		TL061AC, TL062AC, TL064AC		UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>IO</sub>	Input offset voltage	$V_{\Omega} = 0, R_{S} = 50 \Omega$	T <sub>A</sub> = 25°C		3	15	-	3	6	mV
V IO	iliput oliset voltage	V <sub>0</sub> = 0, R <sub>S</sub> = 50 Ω	T <sub>A</sub> = Full range			20			7.5	IIIV
α <sub>VIO</sub>	Temperature coefficient of input offset voltage	$V_{\rm O} = 0$ , $R_{\rm S} = 50  \Omega$ ,	T <sub>A</sub> = Full range		10			10		μV/°C
I <sub>IO</sub> (3)	Input offset current	V <sub>O</sub> = 0	T <sub>A</sub> = 25°C		5	200		5	100	pA
10 (7)	input onset current	V <sub>0</sub> = 0	T <sub>A</sub> = Full range			5			3	nA
I <sub>IB</sub> (3)	Input bias current <sup>(2)</sup>	V <sub>O</sub> = 0	T <sub>A</sub> = 25°C		30	400		TL064AC           TYP         MAX           3         6           7.5         10           5         100           3         30           200         7           -12 to 15         15           ±13.5         6           1         10 <sup>12</sup> 86         95	pA	
I'IB (7	input bias current	V <sub>0</sub> = 0	T <sub>A</sub> = Full range			10			7	nA
V <sub>ICR</sub>	Common-mode input voltage range	T <sub>A</sub> = 25°C			-12 to 15		±11	to		V
.,	Maximum peak output	$R_L = 10 \text{ k}\Omega, T_A = 25$	$R_L = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$		±13.5		±10	±13.5		V
V <sub>OM</sub>	voltage swing	R <sub>L</sub> ≥ 10 kΩ, T <sub>A</sub> = Fu	ıll range	±10			±10		10.0	V
^	Large-signal differential	V <sub>O</sub> = ±10 V,	T <sub>A</sub> = 25°C	3	6		4	6		V/mV
A <sub>VD</sub>	voltage amplification	$R_L \ge 2 k\Omega$	T <sub>A</sub> = Full range	3			4			V/IIIV
B <sub>1</sub>	Unity-gain bandwidth	R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = 25	5°C		1			1		MHz
r <sub>i</sub>	Input resistance	T <sub>A</sub> = 25°C			10 <sup>12</sup>			10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ $V_{O} = 0, R_{S} = 50 \Omega,$	T <sub>A</sub> = 25°C	70	86		80	86		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$ $V_{O} = 0, R_{S} = 50 \Omega,$		70	95		80	95		dB
P <sub>D</sub>	Total power dissipation (each amplifier)	V <sub>O</sub> = 0, No load, T <sub>A</sub>	= 25°C		6	7.5		6	7.5	mW
I <sub>CC</sub>	Supply current (each amplifier)	V <sub>O</sub> = 0, No load, T <sub>A</sub>	= 25°C		200	250		200	250	μA
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100, T <sub>A</sub> = 25°	C		120			120		dB

<sup>(1)</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for T<sub>A</sub> is 0°C to 70°C for TL06xC, TL06xAC, and TL06xBC and -40°C to 85°C for TL06xI.

<sup>(2)</sup> Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 6-12. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible

<sup>(3)</sup> Assured by design and characterization; not production tested.



#### 6.8 Electrical Characteristics for TL06xxC and TL06xl

 $V_{CC\pm}$  = ±15 V, R<sub>L</sub> = 10 k $\Omega$  to ( $V_{CC+}$  +  $V_{CC-}$ ) / 2 (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS <sup>(1)</sup>		BC, TL062I L064BC	вс,	TL061I,	TL062I, TL	0641	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V	Input offset voltage	$V_{\rm O} = 0, R_{\rm S} = 50 \ \Omega$	T <sub>A</sub> = 25°C		2	3		3	6	mV
V <sub>IO</sub>	input onset voitage	V <sub>0</sub> = 0, K <sub>S</sub> = 50 Ω	T <sub>A</sub> = Full range			5			9	IIIV
α <sub>VIO</sub>	Temperature coefficient of input offset voltage	$V_{\rm O} = 0$ , $R_{\rm S} = 50  \Omega$ ,	T <sub>A</sub> = Full range		10			10		μV/°C
I <sub>IO</sub> (3)	Input offset current	V = 0	T <sub>A</sub> = 25°C		5	100		5	100	pА
10 (7	input onset current	V <sub>0</sub> = 0	T <sub>A</sub> = Full range			3			10	nA
I <sub>IB</sub> (3)	Input bias current <sup>(2)</sup>	$V_{O} = 0$ $V_{O} = 0$ $T_{A} = 25^{\circ}C$ $R_{L} = 10 \text{ k}\Omega, T_{A} = 25^{\circ}$	T <sub>A</sub> = 25°C		30	200		30	200	pA
I'IB (7)	input bias current	V <sub>0</sub> = 0	T <sub>A</sub> = Full range			7			20	nA
V <sub>ICR</sub>	Common-mode input voltage range	T <sub>A</sub> = 25°C	T <sub>A</sub> = 25°C		–12 to 15		±11	-12 to 15		V
V	Maximum peak output	R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = 2	$R_L = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$		±13.5		±10	±13.5	±13.5	V
V <sub>OM</sub>	voltage swing	R <sub>L</sub> ≥ 10 kΩ, T <sub>A</sub> = Full range		±10			±10			
_	Large-signal differential	V <sub>O</sub> = ±10 V,	T <sub>A</sub> = 25°C	4	6		4	6		V/mV
A <sub>VD</sub>	voltage amplification	$R_L \ge 2 k\Omega$	T <sub>A</sub> = Full range	4			4			V/IIIV
B <sub>1</sub>	Unity-gain bandwidth	R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = 2	5°C		1			1		MHz
r <sub>i</sub>	Input resistance	T <sub>A</sub> = 25°C			10 <sup>12</sup>			10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ $V_O = 0, R_S = 50 \Omega,$	T <sub>A</sub> = 25°C	80	86		80	86		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$ $V_{O} = 0, R_{S} = 50 \Omega,$		80	95		80	95		dB
P <sub>D</sub>	Total power dissipation (each amplifier)	V <sub>O</sub> = 0, No load, T <sub>A</sub>	V <sub>O</sub> = 0, No load, T <sub>A</sub> = 25°C		6	7.5		6	7.5	mW
I <sub>CC</sub>	Supply current (each amplifier)	V <sub>O</sub> = 0, No load, T <sub>A</sub>	_ = 25°C		200	250		200	250	μА
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100, T <sub>A</sub> = 25	°C		120			120		dB

<sup>(1)</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified. Full range for T<sub>A</sub> is 0°C to 70°C for TL06xC, TL06xAC, and TL06xBC and -40°C to 85°C for TL06xI.

<sup>(2)</sup> Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 6-12. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible

<sup>(3)</sup> Assured by design and characterization; not production tested.



#### 6.9 Electrical Characteristics for TL06xM

 $V_{CC\pm} = \pm 15 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$  to  $(V_{CC+} + V_{CC-}) / 2$  (unless otherwise noted)

	PARAMETER	TEST CO.	NDITIONS <sup>(2)</sup>	TL06	1M, TL062	M	•	TL064M		UNIT
	PARAMETER	IEST CO	NDITION5(=)	MIN	TYP	MAX	MIN	TYP	MAX	UNII
			T <sub>A</sub> = 25°C		3	6		3	9	
V <sub>IO</sub>	Input offset voltage	$V_{O} = 0$ , $R_{S} = 50 \Omega$	T <sub>A</sub> = -55°C to 125°C			9			15	mV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$V_O = 0$ , $R_S = 50 \Omega$ , $T_A = -55$ °C to 125°C	C		10			10		μV/°C
			T <sub>A</sub> = 25°C		5	100		5	100	pА
I <sub>IO</sub> (4)	Input offset current	V <sub>O</sub> = 0	T <sub>A</sub> = -55°C			20(1)			20(1)	A
			T <sub>A</sub> = 125°C			20			20	nA
			T <sub>A</sub> = 25°C		30	200		30	200	pА
I <sub>IB</sub> (4)	Input bias current(3)	V <sub>O</sub> = 0	T <sub>A</sub> = -55°C			50 <sup>(1)</sup>			50 <sup>(1)</sup>	A
			T <sub>A</sub> = 125°C			50			50	nA
V <sub>ICR</sub>	Common-mode input voltage range	T <sub>A</sub> = 25°C		±11	-12 to 15		±11	–12 to 15		V
.,	Maximum peak output	$R_L = 10 \text{ k}\Omega, T_A = 25$	5°C	±10	±13.5		±10	±13.5		V
$V_{OM}$	voltage swing	$R_L \ge 10 \text{ k}\Omega, T_A = -5$	55°C to 125°C	±10			±10			V
	i  -i:#i	V = :40 V	T <sub>A</sub> = 25°C	4	6		4	6		
$A_{VD}$	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V},$ $R_L \ge 2 \text{ k}\Omega$	T <sub>A</sub> = -55°C to 125°C	4			4			V/mV
B <sub>1</sub>	Unity-gain bandwidth	R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = 25	5°C							MHz
rį	Input resistance	T <sub>A</sub> = 25°C			10 <sup>12</sup>			10 <sup>12</sup>		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ $V_{O} = 0, R_{S} = 50 \Omega,$	T <sub>A</sub> = 25°C	80	86		80	86		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$ $V_{O} = 0, R_{S} = 50 \Omega,$		80	95		80	95		dB
P <sub>D</sub>	Total power dissipation (each amplifier)	V <sub>O</sub> = 0, No load, T <sub>A</sub>	= 25°C		6	7.5		6	7.5	mW
I <sub>CC</sub>	Supply current (each amplifier)	V <sub>O</sub> = 0, No load, T <sub>A</sub>	= 25°C		200	250		200	250	μA
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	A <sub>VD</sub> = 100, T <sub>A</sub> = 25°	,C		120			120		dB

- (1) This parameter is not production tested.
- (2) All characteristics are measured under open-loop conditions, with zero common-mode voltage, unless otherwise specified.
- (3) Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 6-12. Pulse techniques are used to maintain the junction temperature as close to the ambient temperature as possible.
- (4) Assured by design and characterization; not production tested.

### **6.10 Operating Characteristics**

 $V_{CC+} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}, R_1 = 10 \text{ k}\Omega \text{ to } (V_{CC+} + V_{CC-}) / 2$ 

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain <sup>(1)</sup>	$V_I = 10 \text{ V},$ $R_L = 10 \text{ k}\Omega,$	C <sub>L</sub> = 100 pF, see Figure 7-1	1.5	3.5		V/µs
t <sub>r</sub>	Rise-time	V <sub>I</sub> = 20 V,	C <sub>L</sub> = 100 pF,		0.2		μs
	Overshoot factor	$R_L = 10 \text{ k}\Omega,$	see Figure 7-1		10%		
V <sub>n</sub>	Equivalent input noise voltage	R <sub>S</sub> = 20 Ω	f = 1 kHz		42		nV/√ <del>Hz</del>

(1) Slew rate at -55°C to 125°C is 0.7 V/µs min.

## **Typical Characteristics**

Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.




Figure 6-1. Maximum Peak Output Voltage vs Supply Voltage




Figure 6-2. Maximum Peak Output Voltage vs Free-Air Temperature




Figure 6-3. Maximum Peak Output Voltage vs Load Resistance




Figure 6-4. Maximum Peak Output Voltage vs Frequency




Figure 6-5. Differential Voltage Amplification vs Free-Air Temperature





Figure 6-6. Large-Signal Differential Voltage Amplification and Phase Shift vs Frequency



### **Typical Characteristics (continued)**

Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.




Phase Shift vs Free-Air Temperature



### **Typical Characteristics (continued)**

Data at high and low temperatures are applicable only within the specified operating free-air temperature ranges of the various devices.





## 7 Parameter Measurement Information




Figure 7-1. Unity-Gain Amplifier




Figure 7-3. Input Offset-Voltage Null Circuit




### 8 Detailed Description

#### 8.1 Overview

The TL06x (TL061, TL062, and TL064) family of industry-standard operational amplifiers (op amps) mirror the TL07x and TL08x family of op amps with lower power consumption. These devices provide outstanding value for cost-sensitive applications, featuring high input impedance, wide bandwidth, high slew rate, and low input offset and input bias currents. High ESD (1.5 kV, HBM), integrated EMI and RF filters, and wide temperature operation enable the TL06x devices to be used in rugged and environmentally-demanding applications.

The C-suffix devices are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The I-suffix devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C, and the M-suffix devices are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.

# 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage and converting to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of this device is 86 dB.

#### 8.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 3.5-V/µs slew rate.

#### 8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.



## 9 Applications and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The TL06x series of operational amplifiers can be used in countless applications. The few applications in this section show principles used in all applications of these parts.

### 9.2 Typical Applications

#### 9.2.1 Inverting Amplifier Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 9-1. Schematic for Inverting Amplifier Application

#### 9.2.1.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application will scale a signal of  $\pm 0.5$  V to  $\pm 1.8$  V. Setting the supply at  $\pm 12$  V is sufficient to accommodate this application.

#### 9.2.1.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier:

$$A_V = \frac{VOUT}{VIN} \tag{1}$$

$$A_V = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for RI or RF. Choose a value in the kilohm range to limit currents in the amplifier circuit to the miliamp range. This example will choose 10 k $\Omega$  for RI which means 36 k $\Omega$  will be used for RF. This was determined by Equation 3.

$$A_V = -\frac{RF}{RI} \tag{3}$$



#### 9.2.1.3 Application Curve




Figure 9-2. Input and Output Voltages of the Inverting Amplifier

# 9.3 System Examples

### 9.3.1 General Applications




Figure 9-3. Instrumentation Amplifier

Figure 9-4. 0.5-Hz Square-Wave Oscillator




Figure 9-5. High-Q Notch Filter

Figure 9-6. Audio-Distribution Amplifier






Figure 9-7. Low-Level Light Detector Preamplifier

Figure 9-8. AC Amplifier




Figure 9-9. Microphone Preamplifier With Tone Control




Figure 9-10. Instrumentation Amplifier






Figure 9-11. IC Preamplifier

## 9.4 Power Supply Recommendations

## **CAUTION**

Supply voltages larger than 36 V for a single supply, or outside the range of ±18 V for a dual supply can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.



#### 9.5 Layout

#### 9.5.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
  power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer
  to, Circuit Board Layout Techniques.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it
  is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed
  to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
  input minimizes parasitic capacitance, as shown in Section 9.5.2.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

#### 9.5.2 Layout Examples




Figure 9-12. Operational Amplifier Schematic for Noninverting Configuration




Figure 9-13. Operational Amplifier Board Layout for Noninverting Configuration



## 10 Device and Documentation Support

## **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Circuit Board Layout Techniques chapter extracts

## **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





www.ti.com

23-Jul-2023

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
81023022A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	81023022A TL062MFKB	Samples
8102302PA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102302PA TL062M	Samples
81023032A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	81023032A TL064MFKB	Samples
8102303CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102303CA TL064MJB	Samples
8102303DA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102303DA TL064MWB	Samples
TL061ACD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	061AC	
TL061ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	061AC	Samples
TL061ACP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL061ACP	Samples
TL061BCP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL061BCP	Samples
TL061BCPE4	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL061BCP	
TL061CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL061C	
TL061CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL061C	Samples
TL061CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL061CP	Samples
TL061CPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T061	Samples
TL061ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL061I	
TL061IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL061I	Samples
TL061IDRG4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL061I	
TL061IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TL061IP	Samples
TL061IPE4	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TL061IP	
TL062ACD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	
TL062ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples





23-Jul-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL062ACDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	062AC	Samples
TL062ACP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL062ACP	Samples
TL062ACPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T062A	Samples
TL062BCD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	062BC	
TL062BCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	062BC	Samples
TL062BCP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL062BCP	Samples
TL062CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	
TL062CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL062C	Samples
TL062CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL062CP	Samples
TL062CPE4	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL062CP	
TL062CPS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPW	LIFEBUY	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	
TL062CPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	Samples
TL062CPWRG4	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T062	
TL062ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	
TL062IDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	
TL062IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	Samples
TL062IDRG4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL062I	
TL062IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TL062IP	Samples
TL062IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z062	Samples
TL062IPWRG4	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z062	





23-Jul-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TL062MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	81023022A TL062MFKB	Samples
TL062MJG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TL062MJG	Samples
TL062MJGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102302PA TL062M	Samples
TL064ACD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064AC	
TL064ACDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064AC	Samples
TL064ACN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL064ACN	Samples
TL064BCD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064BC	
TL064BCDG4	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064BC	
TL064BCDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064BC	Samples
TL064BCN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL064BCN	Samples
TL064CD	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064C	
TL064CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064C	Samples
TL064CN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL064CN	Samples
TL064CNSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL064	Samples
TL064CPW	LIFEBUY	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T064	
TL064CPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T064	Samples
TL064ID	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	
TL064IDG4	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	
TL064IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	TL064I	Samples
TL064IDRG4	LIFEBUY	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	
TL064IN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TL064IN	Samples
TL064INE4	LIFEBUY	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TL064IN	
TL064INS	ACTIVE	SO	NS	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Samples



www.ti.com 23-Jul-2023

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TL064INSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL064I	Samples
TL064IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z064	Samples
TL064MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	81023032A TL064MFKB	Samples
TL064MJ	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	TL064MJ	Samples
TL064MJB	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102303CA TL064MJB	Samples
TL064MWB	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8102303DA TL064MWB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Jul-2023

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TL062, TL062M, TL064, TL064M:

Catalog: TL062, TL064

Military: TL062M, TL064M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 5-Apr-2023

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL061ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL061CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL061CPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TL061IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062ACPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TL062BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062CPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TL062CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL062CPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL062IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL062IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL064ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



# **PACKAGE MATERIALS INFORMATION**

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL064CNSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TL064CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TL064IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064IDRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL064INSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TL064IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL061ACDR	SOIC	D	8	2500	340.5	336.1	25.0
TL061CDR	SOIC	D	8	2500	340.5	336.1	25.0
TL061CPSR	SO	PS	8	2000	356.0	356.0	35.0
TL061IDR	SOIC	D	8	2500	340.5	336.1	25.0
TL062ACDR	SOIC	D	8	2500	340.5	336.1	25.0
TL062ACPSR	so	PS	8	2000	356.0	356.0	35.0
TL062BCDR	SOIC	D	8	2500	340.5	336.1	25.0
TL062CDR	SOIC	D	8	2500	340.5	336.1	25.0
TL062CPSR	so	PS	8	2000	356.0	356.0	35.0
TL062CPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TL062CPWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
TL062IDR	SOIC	D	8	2500	340.5	336.1	25.0
TL062IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TL064ACDR	SOIC	D	14	2500	356.0	356.0	35.0
TL064BCDR	SOIC	D	14	2500	356.0	356.0	35.0
TL064CDR	SOIC	D	14	2500	356.0	356.0	35.0
TL064CNSR	SO	NS	14	2000	367.0	367.0	38.0
TL064CPWR	TSSOP	PW	14	2000	356.0	356.0	35.0




# **PACKAGE MATERIALS INFORMATION**

Γ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TL064IDR	SOIC	D	14	2500	356.0	356.0	35.0
Γ	TL064IDRG4	SOIC	D	14	2500	356.0	356.0	35.0
Γ	TL064INSR	so	NS	14	2000	356.0	356.0	35.0
	TL064IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0



www.ti.com 5-Apr-2023

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
81023022A	FK	LCCC	20	1	506.98	12.06	2030	NA
81023032A	FK	LCCC	20	1	506.98	12.06	2030	NA
8102303DA	W	CFP	14	1	506.98	26.16	6220	NA
TL061ACD	D	SOIC	8	75	507	8	3940	4.32
TL061ACP	Р	PDIP	8	50	506	13.97	11230	4.32
TL061BCP	Р	PDIP	8	50	506	13.97	11230	4.32
TL061BCPE4	Р	PDIP	8	50	506	13.97	11230	4.32
TL061CD	D	SOIC	8	75	507	8	3940	4.32
TL061CD	D	SOIC	8	75	506.6	8	3940	4.32
TL061CP	Р	PDIP	8	50	506	13.97	11230	4.32
TL061ID	D	SOIC	8	75	506.6	8	3940	4.32
TL061ID	D	SOIC	8	75	507	8	3940	4.32
TL061IP	Р	PDIP	8	50	506	13.97	11230	4.32
TL061IPE4	Р	PDIP	8	50	506	13.97	11230	4.32
TL062ACD	D	SOIC	8	75	507	8	3940	4.32
TL062ACP	Р	PDIP	8	50	506	13.97	11230	4.32
TL062BCD	D	SOIC	8	75	507	8	3940	4.32
TL062BCP	Р	PDIP	8	50	506	13.97	11230	4.32
TL062CD	D	SOIC	8	75	506.6	8	3940	4.32
TL062CD	D	SOIC	8	75	507	8	3940	4.32
TL062CP	Р	PDIP	8	50	506	13.97	11230	4.32
TL062CPE4	Р	PDIP	8	50	506	13.97	11230	4.32
TL062CPS	PS	SOP	8	80	530	10.5	4000	4.1
TL062CPW	PW	TSSOP	8	150	530	10.2	3600	3.5
TL062ID	D	SOIC	8	75	507	8	3940	4.32
TL062ID	D	SOIC	8	75	506.6	8	3940	4.32
TL062IDG4	D	SOIC	8	75	507	8	3940	4.32
TL062IDG4	D	SOIC	8	75	506.6	8	3940	4.32
TL062IP	Р	PDIP	8	50	506	13.97	11230	4.32



# **PACKAGE MATERIALS INFORMATION**

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL062MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TL064ACD	D	SOIC	14	50	506.6	8	3940	4.32
TL064ACN	N	PDIP	14	25	506	13.97	11230	4.32
TL064BCD	D	SOIC	14	50	506.6	8	3940	4.32
TL064BCDG4	D	SOIC	14	50	506.6	8	3940	4.32
TL064BCN	N	PDIP	14	25	506	13.97	11230	4.32
TL064CD	D	SOIC	14	50	506.6	8	3940	4.32
TL064CN	N	PDIP	14	25	506	13.97	11230	4.32
TL064CPW	PW	TSSOP	14	90	530	10.2	3600	3.5
TL064ID	D	SOIC	14	50	506.6	8	3940	4.32
TL064IDG4	D	SOIC	14	50	506.6	8	3940	4.32
TL064IN	N	PDIP	14	25	506	13.97	11230	4.32
TL064INE4	N	PDIP	14	25	506	13.97	11230	4.32
TL064INS	NS	SOP	14	50	530	10.5	4000	4.1
TL064MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TL064MWB	W	CFP	14	1	506.98	26.16	6220	NA

# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## PS (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated