

2A Ultra Low Dropout Linear Regulator

TJ4320

FEATURES

- Ultra Low Dropout Voltage
- Compatible with low ESR MLCC as Input / Output Capacitor
- Good Line and Load Regulation
- Guaranteed Output Current of 2A
- Available in SOP8, SOP8-PP, TO-252-5L Packages
- Fixed Output: 1.0V, 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V
- VOUT Power OK Signal
- Programmable Soft-Start Function
- Output Auto Discharge Function
- Over-Temperature/Over-Current Protection

APPLICATION

- LCD TVs and SETTOP Boxes
- Battery Powered Equipment
- Motherboards and Graphic Cards
- Microprocessor Power Supplies
- Peripheral Cards
- High Efficiency Linear Regulators
- Battery Chargers


DESCRIPTION

The TJ4320 series of high performance ultra-low dropout linear regulators operates from 2.5V to 5.5V input supply and provides ultra-low dropout voltage, high output current with low ground current. Wide range of preset output voltage options are available. These ultra-low dropout linear regulators respond fast to step changes in load which makes them suitable for low voltage micro-processor applications. The TJ4320 is developed on a CMOS process technology which allows low quiescent current operation independent of output load current. This CMOS process also allows the TJ4320 to operate under extremely low dropout conditions.

ABSOLUTE MAXIMUM RATINGS (Note 1)

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT
Input Supply Voltage (Survival)	V _{IN}	-	6.5	V
Maximum Output Current	I _{MAX}	-	2	A
Lead Temperature (Soldering, 5 sec)	T _{SOL}		260	°C
Storage Temperature Range	T _{STG}	-65	150	°C
Operating Junction Temperature Range	T _{JOPR}	-40	125	°C
Package Thermal Resistance *	θ _{JA-SOP8-PP}	68		°C/W

* Calculated from package in still air, mounted to 2.6mm X 3.5mm(minimum foot print) 2 layer PCB without thermal vias per JESD51 standards



ORDERING INFORMATION

Device	Package
TJ4320GD-ADJ	SOP8
TJ4320GD-X.X	
TJ4320GDP-ADJ	SOP8-PP
TJ4320GDP-X.X	
TJ4320GRS-ADJ	TO-252-5L

X.X = Output Voltage = 1.0, 1.2, 1.5, 1.8, 2.5, and 3.3

2A Ultra Low Dropout Linear Regulator

TJ4320


OPERATING RATINGS (Note 2)

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT
Recommend Operating Input Voltage	V _{IN}	2.5	5.5	V

ORDERING INFORMATION

V _{OUT}	Package	Order No.	Description	Package Marking	Status
ADJ	SOP8	TJ4320GD-ADJ	2A, Adjustable, Enable, Soft Start, Power Good	TJ4320G	Contact Us
	SOP8-PP	TJ4320GDP-ADJ	2A, Adjustable, Enable, Soft Start, Power Good	TJ4320G	Active
	TO-252-5L	TJ4320GRS-ADJ-5L	2A, Adjustable, Enable	TJ4320G	Active
1.0V	SOP8	TJ4320GD-1.0	2A, Enable, Soft Start, Power Good	TJ4320G 1.0	Contact Us
	SOP8-PP	TJ4320GDP-1.0	2A, Enable, Soft Start, Power Good	TJ4320G 1.0	Contact Us
1.2V	SOP8	TJ4320GD-1.2	2A, Enable, Soft Start, Power Good	TJ4320G 1.2	Contact Us
	SOP8-PP	TJ4320GDP-1.2	2A, Enable, Soft Start, Power Good	TJ4320G 1.2	Contact Us
1.5V	SOP8	TJ4320GD-1.5	2A, Enable, Soft Start, Power Good	TJ4320G 1.5	Contact Us
	SOP8-PP	TJ4320GDP-1.5	2A, Enable, Soft Start, Power Good	TJ4320G 1.5	Contact Us
1.8V	SOP8	TJ4320GD-1.8	2A, Enable, Soft Start, Power Good	TJ4320G 1.8	Contact Us
	SOP8-PP	TJ4320GDP-1.8	2A, Enable, Soft Start, Power Good	TJ4320G 1.8	Contact Us
2.5V	SOP8	TJ4320GD-2.5	2A, Enable, Soft Start, Power Good	TJ4320G 2.5	Contact Us
	SOP8-PP	TJ4320GDP-2.5	2A, Enable, Soft Start, Power Good	TJ4320G 2.5	Contact Us
3.3V	SOP8	TJ4320GD-3.3	2A, Enable, Soft Start, Power Good	TJ4320G 3.3	Contact Us
	SOP8-PP	TJ4320GDP-3.3	2A, Enable, Soft Start, Power Good	TJ4320G 3.3	Contact Us


T J 4 3 2 0 G D P - A D J - 5 L




2A Ultra Low Dropout Linear Regulator

TJ4320


PIN CONFIGURATION



SOP8



SOP8-PP



TO-252-5L


PIN DESCRIPTION

Pin No.			Pin Name	Pin Function
SOP8	SOP8-PP	TO-252-5L		
1	1	-	POK	Power OK Indication. This pin is an open-drain output and is set high impedance once V_{OUT} reaches 92% of its rating voltage.
2	2	1	EN	Chip Enable. Pulling this pin below 0.4V turns the regulator off. Do not float.
3	3	2	VIN	Input Supply.
4	4	-	N.C	No connection.
5	5	-	SS	Soft-Start. Connect a capacitor between this pin and the ground. Do not connect to ground.
6	6	4	VOUT	Output Voltage.
7	7	5	ADJ	Output Adjust.
8	8	3	GND	Ground.
-	PAD	TAB	Thermal Exposed PAD / TAB	Connect to ground.

2A Ultra Low Dropout Linear Regulator

TJ4320


BLOCK DIAGRAM



2A Ultra Low Dropout Linear Regulator

TJ4320

TYPICAL APPLICATION



2A Ultra Low Dropout Linear Regulator

TJ4320

ELECTRICAL CHARACTERISTICS (Note 3)

Limits in standard typeface are for $T_J=25^\circ\text{C}$, and limits in **boldface** type apply over the **full operating temperature range**. Unless otherwise specified: $V_{IN}^{(\text{Note 4})} = V_{O(\text{NOM})} + 1 \text{ V}$, $I_L = 10 \text{ mA}$, $C_{IN} = 10 \mu\text{F}$, $C_{OUT} = 10 \mu\text{F}$, $V_{EN} = V_{IN} - 0.3 \text{ V}$

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Voltage Tolerance	V_o	$V_{OUT}+1 \text{ V} < V_{IN} < 5.5 \text{ V}$	-2 -3	0	2 3	%
Adjustable Pin Voltage (ADJ version)	V_{ADJ}	$2.5 \text{ V} < V_{IN} < 5.5 \text{ V}$	0.588 0.582	0.6	0.612 0.618	V
Line Regulation ^(Note 5)	ΔV_{LINE}	$V_{OUT}+1 \text{ V} < V_{IN} < 5.5 \text{ V}$	-	0.25	-	%/V
Load Regulation ^(Note 5, 6)	ΔV_{LOAD}	$10 \text{ mA} < I_L < 2 \text{ A}$	-	0.20	-	%
Dropout Voltage ^(Note 7)	V_{DROP}	$I_L = 200 \text{ mA}$	-	45	55 65	mV
		$I_L = 2 \text{ A}$	-	400	500 600	
Ground Pin Current ^(Note 8)	I_{GND}	$I_L = 200 \text{ mA}$	-	0.20	0.30 0.40	mA
		$I_L = 2 \text{ A}$	-	0.30	0.40 0.60	
Ground Pin Current ^(Note 9)	I_{GND_OFF}	$V_{EN} < 0.2 \text{ V}$, POK=Open	-	0.1	- 1	µA
Power Supply Rejection Ratio	PSRR	$f = 1\text{kHz}$	-	45	-	dB
		$f = 1\text{kHz}$, $C_{FF} = 1\mu\text{F}$	-	60	-	
Thermal Shutdown Temperature	T_{SD}	-	-	165	-	°C
Thermal Shutdown Hysteresis	ΔT_{SD}	-	-	20	-	°C
OCP Threshold Level	I_{OCP}	-	-	3.6	-	A
Power OK Threshold	V_{POKTH}	-	-	92	-	%
Power OK Hysteresis	V_{POKHYS}	-	-	7	-	%
Auto Discharge Resistance	R_{DS}	$V_{IN} = 5\text{V}$, $V_{EN} = 0\text{V}$	-	330	-	Ω
Enable threshold	Logic Low	V_{IL}	Output = Low	-	-	0.4
	Logic High	V_{IH}	Output = High	2.0	-	-
Enable Input Current	I_{EN}	$V_{EN} = V_{IN}$	-	0.1	- 1	µA

Note 1. Exceeding the absolute maximum ratings may damage the device.

2A Ultra Low Dropout Linear Regulator

TJ4320

Note 2. The device is not guaranteed to function outside its operating ratings.

Note 3. Stresses listed as the absolute maximum ratings may cause permanent damage to the device. These are for stress ratings. Functional operating of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibly to affect device reliability.

Note 4. The minimum operating value for input voltage is equal to either ($V_{OUT,NOM} + V_{DROP}$) or 2.5V, whichever is greater.

Note 5. Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage. Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current.

Note 6. Regulation is measured at constant junction temperature by using a 10ms current pulse. Devices are tested for load regulation in the load range from 10mA to 2A.

Note 7. Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value. Dropout voltage specification applies only to output voltages of 2.5V and above. For output voltages below 2.5V, the dropout voltage is nothing but the input to output differential, since the minimum input voltage is 2.5V

Note 8. Ground current, or quiescent current, is the difference between input and output currents. It's defined by $I_{GND1} = I_{IN} - I_{OUT}$ under the given loading condition. The total current drawn from the supply is the sum of the load current plus the ground pin current.

Note 9. Ground current, or standby current, is the input current drawn by a regulator when the output voltage is disabled by an enable signal.

APPLICATION INFORMATION

Introduction

TJ4320 is intended for applications where high current capability and very low dropout voltage are required. It provides a simple, low cost solution that occupies very little PCB estate. Additional features include an enable pin to allow for a very low power consumption standby mode, an adjustable pin to provide a fully adjustable output voltage.

Component Selection

Input Capacitor

A large bulk capacitance over than 10 μ F should be closely placed to the input supply pin of the TJ4320 to ensure that the input supply voltage does not sag. Also a minimum of 10 μ F ceramic capacitor is recommended to be placed directly next to the VIN Pin. It allows for the device being some distance from any bulk capacitor on the rail. Additionally, input droop due to load transients is reduced, improving load transient response. Additional capacitance may be added if required by the application.(See Fig.1)

Output Capacitor

A minimum ceramic capacitor over than 10 μ F should be very closely placed to the output voltage pin of the TJ4320. Increasing capacitance will improve the overall transient response and stability.

Decoupling (Bypass) Capacitor

In very electrically noisy environments, it is recommended that additional ceramic capacitors be placed from VIN to GND. The use of multiple lower value ceramic capacitors in parallel with output capacitor also allows to achieve better transient performance and stability if required by the application.(See Fig.1)




Fig. 1. Application with Decoupling Capacitor, CC1 & CC2

2A Ultra Low Dropout Linear Regulator

TJ4320

Feed-Forward Capacitor

To get the higher PSRR than the inherent performance of TJ4320, it is recommended that additional ceramic feed-forward capacitor be placed from V_{OUT} pin to ADJ pin. The capacitance of feed-forward capacitor with range of 2.2nF to 1μF allows to achieve better PSRR performance when required by the application.(See Fig.2)




Fig. 2. Application with Feed-Forward Capacitor, CFF

Delayed Start-Up

When power sequence control is required or rising time of input supply voltage is over than 100μsec, it is recommended to apply delayed start-up by using C_{delay} as shown in Fig. 3. It can adjust proper delay by R_P-C_{delay} time constant. And also it can prevent any unexpected transient characteristics at output voltage when the rising time of input supply voltage is as long as 100μsec or longer.




Fig. 3. Application with Delayed Start-Up

Output Adjustment (Adjustable Version)

An adjustable output device has output voltage range of 1.0V to 5.0V. The operating condition of V_{IN} and the operating characteristics of V_{OUT} depend on the dropout voltage performance in accordance with output load current. To obtain a desired output voltage, the following equation can be used with R₁ resistor range of 1kΩ to 100kΩ.




Fig. 4. Application for Adjustable Output Voltage

To enhance output stability, a feed-forward capacitor of 2.2nF to 1μF can be placed in series with V_{OUT} and ADJ.(Refer to "Component Selection" Section)

Soft Start Time

The TJ4320 has an internal current source that charges an external slow start capacitor to implement a slow start time. Equation and Table 1 shows how to select a slow start capacitor based on an expected slow start time. The R is 450kΩ, V_O is 0.6V and i(t) is 130nA.

$$T_{SS}(s) = -RC_{SS} \times \ln \frac{i(t)R}{V_o}$$

C _{SS}	Calculated Soft-Start Time
220pF	0.23ms
470pF	0.49ms
1nF	1.04ms
2.7nF	2.82ms
5.6nF	5.86ms
10nF	10.4ms

Table 1. Capacitor Values for the soft-start time

Auto Discharge Function

The TJ4320 provides an auto discharge function that is used for faster discharging of the output capacitor. This function is automatically activated when the EN input goes into an active low state.

Maximum Output Current Capability

The TJ4320 can deliver a continuous current of 2A over the full operating junction temperature range. However, the output current is limited by the restriction of power dissipation which differs from packages. A heat sink may be required depending on the maximum power dissipation and maximum ambient temperature of application. With respect to the applied package, the maximum output current of 2A may be still undeliverable due to the restriction of the power dissipation of TJ4320. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The temperatures over the device are given by:

$$T_C = T_A + P_D \times \theta_{CA}$$

$$T_J = T_C + P_D \times \theta_{JC}$$

$$T_J = T_A + P_D \times \theta_{JA}$$

where T_J is the junction temperature, T_C is the case temperature, T_A is the ambient temperature, P_D is the total power dissipation of the device, θ_{CA} is the thermal resistance of case-to-ambient, θ_{JC} is the thermal resistance of junction-to-case, and θ_{JA} is the thermal resistance of junction to ambient.

The total power dissipation of the device is given by:

$$\begin{aligned} P_D &= P_{IN} - P_{OUT} = (V_{IN} \times I_{IN}) - (V_{OUT} \times I_{OUT}) \\ &= (V_{IN} \times (I_{OUT} + I_{GND})) - (V_{OUT} \times I_{OUT}) = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND} \end{aligned}$$

where I_{GND} is the operating ground current of the device which is specified at the Electrical Characteristics. The maximum allowable temperature rise (T_{Rmax}) depends on the maximum ambient temperature (T_{Amax})

of the application, and the maximum allowable junction temperature (T_{Jmax}):

$$T_{Rmax} = T_{Jmax} - T_{Amax}$$


The maximum allowable value for junction-to-ambient thermal resistance, θ_{JA} , can be calculated using the formula:

$$\theta_{JA} = T_{Rmax} / P_D$$

TJ4320 is available in SOP8, SOP8-PP, TO-252-5L packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow.


If proper cooling solution such as heat sink, copper plane area, or air flow is applied, the maximum allowable power dissipation could be increased. However, if the ambient temperature is increased, the allowable power dissipation would be decreased.

Power Dissipation(P_D) vs. Ambient Temperature(T_A)



The graph above is valid for the thermal impedance specified in the Absolute Maximum Ratings section on page 1.

The θ_{JA} could be decreased with respect to the copper plane area. So, the specification of maximum power dissipation for an application is fixed, the proper plane area could be estimated by following graphs. Wider copper plane area leads lower θ_{JA} .




The maximum allowable power dissipation is also influenced by the ambient temperature. With the θ_{JA} -Copper plane area relationship, the maximum allowable power dissipation could be evaluated with respect to the ambient temperature. As shown in graph, the higher copper plane area leads θ_{JA} . And the higher ambient temperature leads lower maximum allowable power dissipation.

2A Ultra Low Dropout Linear Regulator





TJ4320

TYPICAL OPERATING CHARACTERISTICS

Test Circuit









$$V_{OUT} = 1.2V \text{ (} VIN = 2.5V, R1 = 10k\Omega, R2 = 10k\Omega \text{)}$$



2A Ultra Low Dropout Linear Regulator


TJ4320



2A Ultra Low Dropout Linear Regulator

TJ4320


VOUT = 1.2V (Css = 220pF, Cff = 2.2nF)



VIN : 2.0V/div, VOUT : 1.0V/div, POK : 2.0V/div, Time : 1ms/div

Start Up @ Iout=2A


VOUT = 1.2V (Css : varied, Cff = 2.2nF)



VIN : 1.0V/div, VOUT : 1.0V/div, Time : 10ms/div

Start Up @ Iout=10mA


VOUT = 1.2V (Cff : varied, Css = 220pF)



VIN : 1.0V/div, VOUT : 1.0V/div, Time : 10ms/div

Start Up @ Iout=10mA


VOUT = 1.2V (Cff : varied)



VIN : 1.0V/div, VOUT : 1.0V/div, Time : 10ms/div

Start Up @ Iout=10mA


VOUT = 1.2V (Cdelay : varied, Css = 220pF, Cff = 2.2nF)



VIN : 2.0V/div, VEN : 1.0V/div, VOUT : 1.0V/div, Time : 10ms/div

Start Up with Cdelay @ Iout=10mA

VOUT = 1.2V (Cdelay : varied, Cff = 10nF)




VIN : 2.0V/div, VEN : 1.0V/div, VOUT : 1.0V/div, Time : 10ms/div

Start Up with Cdelay @ Iout=10mA

2A Ultra Low Dropout Linear Regulator

TJ4320


VOUT = 1.2V ($C_{ss} = 220\text{pF}$, $C_{ff} = 2.2\text{nF}$)



VIN : 1.0V/div, VEN : 1.0V/div, VOUT : 1.0V/div, Time : 5ms/div

Start Up by External VEN @ Iout=0A


VOUT = 1.2V ($C_{ss} = 220\text{pF}$, $C_{ff} = 2.2\text{nF}$)



VIN : 1.0V/div, VEN : 1.0V/div, VOUT : 1.0V/div, Time : 5ms/div

Start Up by External VEN @ Iout=2A


VOUT = 1.2V ($C_{ff} = 10\text{nF}$)



VIN : 1.0V/div, VEN : 1.0V/div, VOUT : 1.0V/div, Time : 5ms/div

Start Up by External VEN @ Iout=0A


VOUT = 1.2V ($C_{ff} = 10\text{nF}$)



VIN : 1.0V/div, VEN : 1.0V/div, VOUT : 1.0V/div, Time : 5ms/div

Start Up by External VEN @ Iout=2A


VOUT = 1.2V ($C_{ss} = 220\text{pF}$, $C_{ff} = 2.2\text{nF}$)



IOUT : 1.0A/div, VOUT : 100mV/div, Time : 500μs/div

Load Transient Response

VOUT = 1.2V ($C_{ff} = 10\text{nF}$)



IOUT : 1.0A/div, VOUT : 100mV/div, Time : 500μs/div


Load Transient Response

2A Ultra Low Dropout Linear Regulator

TJ4320


VOUT = 3.3V (VIN = 4.3V, R1 = 10KΩ, R2 = 45KΩ)

VOUT = 3.3V (Css = 220pF, Cff = 2.2nF)




Start Up @ Iout=0A

VOUT = 3.3V (Css = 220pF, Cff = 2.2nF)




Start Up @ Iout=2A

VOUT = 3.3V (Css = 220pF, Cff = 10nF)




Start Up @ Iout=0A

VOUT = 3.3V (Css = 220pF, Cff = 10nF)




Start Up @ Iout=2A

VOUT = 3.3V (Css = 220pF, Cff = 1μF)



Start Up @ Iout=0A







VOUT = 3.3V (Css = 220pF, Cff = 1μF)



Start Up @ Iout=2A

2A Ultra Low Dropout Linear Regulator


TJ4320



2A Ultra Low Dropout Linear Regulator


TJ4320

VOUT = 3.3V (Cff : varied, Css = 220pF)




Start Up @ Iout=10mA

VOUT = 3.3V (Cff : varied)




Start Up @ Iout=10mA

VOUT = 3.3V (Cdely : varied, Css = 220pF, Cff = 2.2nF)




Start Up with Cdely @ Iout=10mA

VOUT = 3.3V (Cdely : varied, Cff = 10nF)




Start Up with Cdely @ Iout=10mA

VOUT = 3.3V (Css = 220pF, Cff = 2.2nF)



Start Up by External VEN @ Iout=0A

VOUT = 3.3V (Css = 220pF, Cff = 2.2nF)




Start Up by External VEN @ Iout=2A

2A Ultra Low Dropout Linear Regulator

TJ4320


VOUT = 3.3V (Cff = 10nF)



VIN : 2.0V/div, VEN : 2.0V/div, VOUT : 2.0V/div, Time : 5ms/div

Start Up by External VEN @ Iout=0A


VOUT = 3.3V (Cff = 10nF)



VIN : 2.0V/div, VEN : 2.0V/div, VOUT : 2.0V/div, Time : 5ms/div

Start Up by External VEN @ Iout=2A


VOUT = 3.3V (Css = 220pF, Cff = 2.2nF)



IOUT : 1.0A/div, VOUT : 100mV/div, Time : 500μs/div


Load Transient Response

VOUT = 3.3V (Cff = 10nF)



IOUT : 1.0A/div, VOUT : 100mV/div, Time : 500μs/div

Load Transient Response



Dropout Voltage

REVISION NOTICE

The description in this datasheet can be revised without any notice to describe its electrical characteristics properly.