## Computer Architecture Lab 01 - Q1

Yihang Qiu, 520030910155, 2021/11

## 1 Trial

Run the program with 5 (stored at  $\times 3014$ ), <u>the result</u> (the value stored at  $\times 3015$ ) is "3". Results corresponding to different value stored at  $\times 3014$  is as follows.

x3014	1	2	3	4	5	6	7	8
<b>x</b> 3015	0	0	1	2	3	5	8	13

## 2 Expected Function of the Code

The expected function of the code is to output the n-th term of Fibonacci Sequence with 0 as the 1<sup>st</sup> term and 1 as the 2<sup>nd</sup> term. (n is the value stored at  $\times 3014$ .)

## 3 Bugs of the Code and Possible Solution

The first problem is the initialization of values of registers. <u>Using ADD instructions to reset</u> the value of registers to 0 or 1 is faulty. Chances are that before execution, the value of registers are not zero. Also, instructions adding nothing to a register with no following branches is meaningless.

The second problem is that when the input is 1 or 2, the output is always 0. <u>In other words, a</u> branch is expected for  $n \le 1$  and  $n \ge 2$ .

A possible solution is as follows.

- 1) Change the "ADD" instruction to "AND" instruction. Specially, to set R3 to be 1, we can use "ADD R3, R2, #1". (These changes are underlined in the corrected code.)
- 2) Considering when  $n \le 1$ , the result should be 0 and the condition code at  $\times 3011$  is negative, change the initialization of R4 to "ADD R4, R2, R3" and change the STI instruction into a branch. (These changes are in **bold type.**)
- \* Note that in this case, a new line is introduced and thus we need to change some of the immediate numbers and the value stored in the memory used in STI instruction. (These collateral changes are marked in red.)
- \* The input is now stored at x3017 and the result is now stored at x3018.

The corrected machine code is as follows.

Comments:					
x3000	LEA;	R1←MEM[x3017]			
x3001	LDR;	$R1 \leftarrow MEM[R1+0]$			
x3002	AND;	R2←R2 AND 0			
x3003	ADD;	<u>R3←R2+1</u>			
x3004	ADD;	<u>R4←R2+R3</u>			
x3005	AND;	<u>R5←R5 AND 0</u>			
x3006	ADD;	R1←R1+(-2)			
x3007	BRnz;	BRnz [x3011]			
x3008	NOT;	R6←NOT R1			
x3009	ADD;	R6←R6+1			
x300a	ADD;	R6←R6+R5			
x300b	BRz;	BRz [x3011]			
x300c	ADD;	R4←R2+R3			
x300d	ADD;	R5←R5+1			
x300e	ADD;	R2←R3+0			
x300f	ADD;	R3←R4+0			
x3010	BRnzp;	BRnzp [x3008]			
x3011	BRn ;	BRn [x3014]			
x3012	STI;	R4→MEM[MEM[x3016]]			
x3013	TRAP;	HALT			
x3014	STI;	R2→MEM[MEM[x3016]]			
x3015	TRAP;	HALT			
x3016					
x3017					
x3018					
	x3000 x3001 x3002 x3003 x3004 x3005 x3006 x3007 x3008 x3009 x300a x300b x300c x300d x300c x300d x3010 x3011 x3012 x3013 x3014 x3015 x3016 x3017	x3000 LEA;   x3001 LDR;   x3002 AND;   x3003 ADD;   x3004 ADD;   x3005 AND;   x3006 ADD;   x3007 BRnz;   x3008 NOT;   x3009 ADD;   x3000 ADD;   x3000 ADD;   x300e ADD;   x3010 BRnzp;   x3011 BRn   x3012 STI;   x3014 STI;   x3015 TRAP;   x3016 x3017			