# Computer Architecture Lab 03

Yihang Qiu, 520030910155, 2022/01

# The Control Logic of "lc3sim.c"

For the part that I completed in <u>"lc3sim.c"</u>, the main core is function process\_instruction(). The function processes one instruction at a time, simulating the instruction process cycle.

First, we fetch the instruction, i.e. assign MEMORY[PC] to IR (Instruction Registers). Meanwhile, increment PC in the current latches.

Secondly, we decode the instruction and execute. The opcode is IR[15:12], which is stored in IST\_CODE in my code. Considering most instructions use IR[11:9] and IR[8:6] as operands, here we calculate them in advance. Call execution functions corresponding to the opcode IST\_CODE.

Here we update NEXT\_LATCHES in the execution phase. Note that NEXT\_LATCHES derives from CURRENT\_LATCHES after CURRENT\_LATCHES.PC is incremented.

#### The Pseudocode is given below.

```
Pseudocode for process_instruction() in LC-3 Simulation
1:
     procedure process_instruction()
2:
          IR ← MEMORY [PC]
          PC \leftarrow PC+1
                                                // fetch the instruction
3:
4:
5:
          IST\_CODE \leftarrow IR[15:12]
                                                  // decode the instruction
          DST \leftarrow IR[11:9]
6:
7:
          SRC \leftarrow IR[8:6]
                                        // DST and SRC are not used by all the instructions
8:
9:
          NEXT_LATCHES ← CURRENT_LATCHES
10:
          Switch (IST_CODE)
               Case opcode: Call the corresponding function.
11:
                             Pass DST and SRC into the called function if they are operands.
12:
                                                   // execution
13:
14:
                                                   // update the latch in these functions
          End Switch
15:
16: End Procedure
```

# **Explanation of Some Important Functions**

Before we move on to explain some of the functions in my version of <u>"lc3sim.c"</u>, it is necessary to mention two ways of data storage we used in the simulation.

For PC, IR, IST\_CODE (opcode), it is obvious that we need to use the actual value, i.e. the value stored in these variables or results related to them are the real value, or you may view them as sign-magnitude representations. Also, these values are non-negative.

But for the value stored in MEMORY and REGS(registers), we simulate the 2's complement, i.e. the value stored is actually the value of 16-bit 2's complement of the real value under type int in C language.

In the following part, what some critical functions can do are explained.

## IST\_toBin(instruction)

In my version of <u>"le3sim.e"</u>, a specific function IST\_toBin(instruction) is used to convert the instruction stored in IR (which should be a positive integer) into binary sequence. The binary sequence is then stored in the array IR\_BIN[], which is a global variable.

Some functions are created to complete some operations that are required by several instructions. These functions are listed as follows.

#### 1) set\_cc(result)

The function sets condition codes (CC), i.e. NEXT\_LATCHES.N, NEXT\_LATCHES.Z, NEXT\_LATCHES.P. We know only ADD, AND, NOT, LD, LDI and LDR instructions will change the value of CC. Note that the results of these instructions, i.e. the argument result, are all stored in the way simulating 2's complements as we mentioned above.

Thus, when result >  $32767 = (0111\ 1111\ 1111\ 1111)_2$ , the binary of result is actually the 2's complement of a negative number. Thus, set NEXT\_LATCHES.N to 1.

The other two cases are self-evident. When result = 0, set NEXT\_LATCHES.Z to 1. Otherwise, set NEXT\_LATCHES.P to 1.

#### 2) sext(bits) and sext offset(bits)

Both of the two functions apply sign-bit extension to IR\_BIN[(bits-1):0]. The only difference is that the result of sext(bits) is in the 2's complement form while the result of sext\_offset(bits) is in the sign-magnitude form and is for sure non-negative.

Functions created to simulate the execution phase are listed below.

<pre>add_(dst,src);</pre>	<pre>and_(dst,src);</pre>	<pre>branch_();</pre>	<pre>jmp_(src);</pre>
<pre>jsr_(src);</pre>	<pre>ld_(dst);</pre>	<pre>ldi_(dst);</pre>	<pre>ldr_(dst,src);</pre>
<pre>lea_(dst);</pre>	<pre>not_(dst,src);</pre>	<pre>st_(dst);</pre>	<pre>sti_(dst);</pre>
	str (dst,src);	trap ().	

## 1) add\_(dst,src), and\_(dst,src), and not\_(dst,src)

To maintain the data stored in MEMORY and REGS to be 16-bit 2's complements, after we calculate the result, we apply Low16bits() to it. Moreover, at the end of these functions, we call set\_cc(result) to update the condition codes.

Moreover, for add\_() and and\_(), we discuss whether IR\_BIN[5] is 0 or 1, which leads to two different operations, i.e. "R1+R2" (or "R1 and R2") and "R1+IMM5" (or "R1 and IMM5").

### 2) ld\_(dst), ldi\_(dst), and ldr\_(dst, src)

At the end of these functions, we call set\_cc(result) to update the condition codes.

### 3) trap\_()

Here we use  $sext_offset(bits)$  to do the zero-extension. Since for  $\underline{TRAP}$  instructions, it is guaranteed that  $IR_BIN[8] = 0$ . Thus,  $zext(IR_BIN[7:0]) = sext_offset(IR_BIN[8:0])$ .

# Verification and Testing of "lc3sim.c"

First, we write a program derived from the following test1.asm by the following Linux command

```
lc3as test1.asm
hexdump -v -e ' "0x" 2/1 "%02X" "\n" ' test1.obj | tee test1
```

to test the function of all feasible instructions. Run one instruction at a time.

```
: 0x3006
                                                                                           // JMP tested.
                                                         CCs: N = 0 Z = 0 P = 1
      test1.asm
                                                         Registers:
                  .ORIG
                           x3000
                                                         0: 0x3006 // LD tested. A is loaded into R0.
x3000
                 LD
                      R0, A
                                                         1: 0x3006 //LDI tested. MEM[x3003] is loaded into R1.
x3001
                 LDI R1, B
                                                         2: 0x0000
                 JMP RØ
x3002
                                                         3: 0x0000
x3003
       Α
                 .FILL x3006
                                                         4: 0x0000
x3004
      В
                 .FILL x3003
                                                         5: 0x0000
x3005
                 .FILL 30
                                                         6: 0x0000
x3006
                 LDR R2, R1, #-1
                                                         7: 0x0000
                 ADD R3, R1, R2
x3007
x3008
                 AND R5, R0, #10
x3009
                 LEA R6, #25
                                                         LC-3-SIM> run 5
x300a
                 JSR RTINE
                                                         Simulating for 5 cycles...
                 NOT R5, R5
x300b
                                                         LC-3-SIM> rdump
x300c
                 AND R7, R7, #0
                                                         Current register/bus values :
x300d
                 BRnp ELSE1
                                                         -----
                 ADD R3, R3, #1
x300e
                                                         Instruction Count : 8
                 AND R2, R2, #15
x300f
       ELSE1
                                                               : 0x3019
                                                                                           // JSR tested.
                 BRzp ELSE2
                                                         CCs: N = 0 Z = 0 P = 1
x3010
                                                         Registers:
x3011
                 ADD R3, R3, #1
x3012 ELSE2
                 ST R7, A
                                                         0: 0x3006
x3013
                 LD R5, A
                                                         1: 0x3006
                 STI R2, B
x3014
                                                         2: 0x001e // LDR tested. C is loaded into R2. (30=0x1e)
                                                         3: 0x3024 //<u>ADD tested. R3=R1+R2.</u>
x3015
                 LD R6, A
                 STR R3, R1, #-1
x3016
                                                         4: 0x0000
                                                         5: 0x0002 // AND tested. A is loaded into R0.
x3017
                 LD R7, C
x3018
                 HALT
                                                         6: 0x3023 // <u>LEA tested. R6=PC (0x3010)+25 (0x0019).</u>
x3019 RTINE
                 ADD R3, R3, #1
                                                         7: 0x300b // JSR tested. R7←PC at that time.
x301a
                 RET
x301b
                 .END
                                                         LC-3-SIM> run 2
                                                         Simulating for 1 cycles...
                                                         LC-3-SIM> rdump
           The testing is as follows.
                                                         Current register/bus values :
           (Note: Lines in red are commands inputted.
     Words in blue are comments. To save the space, we
                                                         Instruction Count : 10
                                                                         : 0x300b // <u>RET (JMP R7) tested.</u>
     deleted some empty lines.)
                                                         CCs: N = 0 Z = 0 P = 1
                                                         Registers:
```

#### \$ ./simulate test1

```
LC-3 Simulator
Read 27 words from program into memory.
LC-3-SIM> run 3
Simulating for 3 cycles...
LC-3-SIM> rdump
Current register/bus values :
_____
Instruction Count : 3
```

```
0: 0x3006
1: 0x3006
2: 0x001e
3: 0x3025
4: 0x0000
5: 0x0002
6: 0x3023
7: 0x300h
```

```
LC-3-SIM> run 2
                                             6: 0x3023
Simulating for 5 cycles...
                                             7: 0x0000
LC-3-SIM> rdump
Current register/bus values :
                                             LC-3-SIM> go
-----
                                             Simulating...
Instruction Count : 12
                                             Simulator halted
                                                                   // shell - go tested
           : 0x300d
                                              LC-3-SIM> rdump
CCs: N = 0 Z = 1 P = 0 // Condition Code tested
                                             Current register/bus values :
                                              -----
Registers:
0: 0x3006
                                              Instruction Count : 23
1: 0x3006
                                                            : 0x0000 // TRAP tested
2: 0x001e
                                             CCs: N = 0 Z = 0 P = 1
3: 0x3025
                                              Registers:
4: 0x0000
                                             0: 0x3006
5: 0xfffd // NOT tested. R5←NOT(0x0002)=0xfffd
                                             1: 0x3006
6: 0x3023
                                             2: 0x000e
7: 0x0000
                                             3: 0x3026
                                             4: 0x0000
LC-3-SIM> run 3
                                             5: 0x0000 // ST tested. (R5←A←R7=0)
Simulating for 3 cycles...
                                             6: 0x000e //<u>STI tested. (R6←A=MEM[B]←R2=x000e</u>)
LC-3-SIM> rdump
                                             7: 0x3026 //<u>STR tested. (R7←C=MEM[R1-1]←R3)</u>
Current register/bus values :
-----
                                             LC-3-SIM> mdump 0x3003 0x3005
Instruction Count : 15
                                             Memory content [0x3003..0x3005]:
PC : 0x3010
                                                                    // shell - mdump tested.
CCs: N = 0 Z = 0 P = 1
                                              -----
Registers:
                                               0x3003 (12291) : 0x0e
                                                                       // STI tested.
0: 0x3006
                                               0x3004 (12292) : 0x3003
1: 0x3006
                                               0x3005 (12293) : 0x3026
                                                                       // STR tested.
2: 0x000e
                                              LC-3-SIM> quit
3: 0x3026 // BRnp tested. (R3++)
4: 0x0000
                                              Bye.
5: 0xfffd
```

Then we test our program of <u>lab 1 Question 2</u> on our simulator. Made some minor adjustment such that the input is stored at 0x3030 and 0x3031.

The result is correct.