
# Virtual memory - Paging

Johan Montelius

KTH

2019

#### The process





Memory layout for a 32-bit Linux process


Processes in virtual space


Address translation by MMU (base and bounds)


Physical memory










































Physical memory




External fragmentation: free areas of free space that is hard to utilize.




External fragmentation: free areas of free space that is hard to utilize.


Solution: allocate larger segments ...





External fragmentation: free areas of free space that is hard to utilize.


 $Solution: \ allocate \ larger \ segments \ \dots \ internal \ fragmentation.$ 

















It's easier to handle fixed size memory blocks.

It's easier to handle fixed size memory blocks.


Can we map a process virtual space to a set of equal size blocks?

It's easier to handle fixed size memory blocks.

Can we map a process virtual space to a set of equal size blocks?


An address is interpreted as a virtual page number (VPN) and an offset.

## Remember the segmented MMU




# The paging MMU

MMU



# The paging MMU


MMU




8 / 32

# The paging MMU

MMU




MMU




8 / 32


MMU





MMU





MMU























The x86-32 architecture supports both segmentation and paging. A virtual address is translated to a *linear address* using a segmentation table. The linear address is then translated to a physical address by paging.

The x86-32 architecture supports both segmentation and paging. A virtual address is translated to a *linear address* using a segmentation table. The linear address is then translated to a physical address by paging.

The x86-32 architecture supports both segmentation and paging. A virtual address is translated to a *linear address* using a segmentation table. The linear address is then translated to a physical address by paging.

Linux and Windows do not use use segmentation to separate code, data nor stack.

The x86-32 architecture supports both segmentation and paging. A virtual address is translated to a *linear address* using a segmentation table. The linear address is then translated to a physical address by paging.

Linux and Windows do not use use segmentation to separate code, data nor stack.

The x86-32 architecture supports both segmentation and paging. A virtual address is translated to a *linear address* using a segmentation table. The linear address is then translated to a physical address by paging.

Linux and Windows do not use use segmentation to separate code, data nor stack.


The X86-64 (the 64-bit version of the  $\times 86$  architecture) has drooped many features for segmentation.

The x86-32 architecture supports both segmentation and paging. A virtual address is translated to a *linear address* using a segmentation table. The linear address is then translated to a physical address by paging.

Linux and Windows do not use use segmentation to separate code, data nor stack.

The X86-64 (the 64-bit version of the  $\times 86$  architecture) has drooped many features for segmentation.

Still used to manage thread local storage and CPU specific data.




Physical memory

### Processes in virtual space




Physical memory

Processes in virtual space





Physical memory








Physical memory































# three pages




# three pages




# three pages




# three pages



# three pages




## three pages




# The pagetable

#### The MMU page module



## The pagetable

#### The MMU page module




#### The page table

- provides translation from page numbers to frame numbers
- kernel or user space
- read and write access rights
- $\bullet$  available in memory or on disk

## The pagetable

The MMU page module



The page table

- provides translation from page numbers to frame numbers
- kernel or user space
- read and write access rights
- available in memory or on disk

Note: the page table is to large to fit into the MMU hardware, it is in main memory.

example Linux on (32bit) x86

31

example Linux on (32bit) x86

Present


1


example Linux on (32bit) x86


Present


12


example Linux on (32bit) x86











In 1995 the x86 architecture provided 24-bit frame numbers. The CPU could thus address 64 Gibyte of physical address space (24-bit frame, 12-bit offset).

In 1995 the  $\times 86$  architecture provided 24-bit frame numbers. The CPU could thus address 64 Gibyte of physical address space (24-bit frame, 12-bit offset).

Each process still had a 32-bit virtual address space, (20-bit page number, 12-bit offset) i.e. 4 Gibyte.

In 1995 the  $\times 86$  architecture provided 24-bit frame numbers. The CPU could thus address 64 Gibyte of physical address space (24-bit frame, 12-bit offset).

Each process still had a 32-bit virtual address space, (20-bit page number, 12-bit offset) i.e. 4 Gibyte.

The  $\times 86\_64$  architecture supports 48-bit virtual address space and up to 52-bit physical address space.

In 1995 the  $\times 86$  architecture provided 24-bit frame numbers. The CPU could thus address 64 Gibyte of physical address space (24-bit frame, 12-bit offset).

Each process still had a 32-bit virtual address space, (20-bit page number, 12-bit offset) i.e. 4 Gibyte.

The  $\times 86\_64$  architecture supports 48-bit virtual address space and up to 52-bit physical address space.

Linux supports 48-bit virtual address (47-bit user space) and up to 46-bit physical address space (64 Tibyte). Check your address space in /proc/cpuinfo.

In 1995 the  $\times 86$  architecture provided 24-bit frame numbers. The CPU could thus address 64 Gibyte of physical address space (24-bit frame, 12-bit offset).

Each process still had a 32-bit virtual address space, (20-bit page number, 12-bit offset) i.e. 4 Gibyte.

The  $\times 86\_64$  architecture supports 48-bit virtual address space and up to 52-bit physical address space.

Linux supports 48-bit virtual address (47-bit user space) and up to 46-bit physical address space (64 Tibyte). Check your address space in /proc/cpuinfo.

Physical memory is in reality limited by chipset, motherboard, memory modules etc. Check your available memory in /proc/meminfo.

#### largest server



Largest server on the market, SGI 3000, can scale up to 256 CPUs and 64 Tibyte of RAM (NUMA) - running Linux.

• we need a page table base register, PTBR

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111
- read the page table entry from PTBR + (0x11111 \* 8)

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111
- read the page table entry from PTBR + (0x11111 \* 8)
- extract frame number PFN from the entry

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111
- $\ \ \, \underline{\text{read the page table entry}} \,\, \text{from PTBR} \,+\, (0\text{x}11111\,\,{}^{\textstyle *}\,\,8) \\$
- extract frame number PFN from the entry
- the offset is 0x222

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111
- $\bullet$  read the page table entry from PTBR + (0x11111 \* 8)
- extract frame number PFN from the entry
- the offset is 0x222
- ullet read the memory location at (PFN << 12) + 0x222

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111
- $\bullet$  read the page table entry from PTBR + (0x11111 \* 8)
- extract frame number PFN from the entry
- the offset is 0x222
- ullet read the memory location at (PFN << 12) + 0x222

movl 0x11111222, %eax

- we need a page table base register, PTBR
- the virtual page number, VPN, is 0x11111
- $\bullet$  read the page table entry from PTBR + (0x11111 \* 8)
- extract frame number PFN from the entry
- the offset is 0x222
- ullet read the memory location at (PFN << 12) + 0x222

An extra memory operation for each memory reference.

The CPU keeps a *translation look-aside buffer*, TLB, with the most recent page table entries.

The CPU keeps a *translation look-aside buffer*, TLB, with the most recent page table entries.

The buffer is implemented using a *content-addressable memory* keyed by the *virtual page number*.

The CPU keeps a *translation look-aside buffer*, TLB, with the most recent page table entries.

The buffer is implemented using a *content-addressable memory* keyed by the *virtual page number*.

If the page table entry is found - great!

The CPU keeps a *translation look-aside buffer*, TLB, with the most recent page table entries.

The buffer is implemented using a *content-addressable memory* keyed by the *virtual page number*.

If the page table entry is found - great!

If the page table entry is not found - access the real page table in memory.

The CPU keeps a *translation look-aside buffer*, TLB, with the most recent page table entries.

The buffer is implemented using a *content-addressable memory* keyed by the *virtual page number*.

If the page table entry is found - great!

If the page table entry is not found - access the real page table in memory.

#### Who handles a TLB miss

#### **RISC** architecture

MIPS, Sparc, ARM

#### RISC architecture

- MIPS, Sparc, ARM
- The hardware rises an interrupt.

#### **RISC** architecture

- MIPS, Sparc, ARM
- The hardware rises an interrupt.
- The operating system jumps to a *trap* handler.

#### RISC architecture

- MIPS, Sparc, ARM
- The hardware rises an interrupt.
- The operating system jumps to a *trap* handler.
- The operating system will access the TLB and update the TLB.

#### RISC architecture

- MIPS, Sparc, ARM
- The hardware rises an interrupt.
- The operating system jumps to a *trap* handler.
- The operating system will access the TLB and update the TLB.

#### CISC architecture

• x86

#### RISC architecture

- MIPS, Sparc, ARM
- The hardware rises an interrupt.
- The operating system jumps to a *trap* handler.
- The operating system will access the TLB and update the TLB.

#### CISC architecture

- x86
- The hardware "knows" where to find the page table (CR3 register).

#### RISC architecture

- MIPS, Sparc, ARM
- The hardware rises an interrupt.
- The operating system jumps to a *trap* handler.
- The operating system will access the TLB and update the TLB.

#### CISC architecture

- x86
- The hardware "knows" where to find the page table (CR3 register).
- The hardware will access the page table and updates the TLB.

What happens when we switch process?

What happens when we switch process?

The TLB contains the cached translations of the running process, when switching process the TLB must (in general) be flushed.

What happens when we switch process?

The TLB contains the cached translations of the running process, when switching process the TLB must (in general) be flushed.

Do we have to flush the whole TLB?

What happens when we switch process?

The TLB contains the cached translations of the running process, when switching process the TLB must (in general) be flushed.

Do we have to flush the whole TLB?

Is this best handled by the hardware or operating system?

What happens when we switch process?

The TLB contains the cached translations of the running process, when switching process the TLB must (in general) be flushed.

Do we have to flush the whole TLB?

Is this best handled by the hardware or operating system?

Can we do pre-fetching of page table entries?


What happens when we switch process?


The TLB contains the cached translations of the running process, when switching process the TLB must (in general) be flushed.


Do we have to flush the whole TLB?


Is this best handled by the hardware or operating system?


Can we do pre-fetching of page table entries?























Using 4 Kibyte pages (12 bits) for a 4 Gibyte address space (32 bits) will result in 1Mi (20 bits) page table entries.

Using 4 Kibyte pages (12 bits) for a 4 Gibyte address space (32 bits) will result in 1Mi (20 bits) page table entries.

Each page table entry is 4 bytes.

Using 4 Kibyte pages (12 bits) for a 4 Gibyte address space (32 bits) will result in 1Mi (20 bits) page table entries.

Each page table entry is 4 bytes.

A page table has the size of 4 Mibyte.

Using 4 Kibyte pages (12 bits) for a 4 Gibyte address space (32 bits) will result in 1Mi (20 bits) page table entries.

Each page table entry is 4 bytes.

A page table has the size of 4 Mibyte.

Each process has its own page table.

Using 4 Kibyte pages (12 bits) for a 4 Gibyte address space (32 bits) will result in 1Mi (20 bits) page table entries.

Each page table entry is 4 bytes.

A page table has the size of 4 Mibyte.

Each process has its own page table.

For 100 processes we need room for 400 Mibyte of page tables.

Using 4 Kibyte pages (12 bits) for a 4 Gibyte address space (32 bits) will result in 1Mi (20 bits) page table entries.

Each page table entry is 4 bytes.

A page table has the size of 4 Mibyte.

Each process has its own page table.

For 100 processes we need room for 400 Mibyte of page tables.

Problem!

Why not use pages of size 4 Mibyte?

Why not use pages of size 4 Mibyte?

• Use a 22 bit offset and 10 bit virtual page number.

Why not use pages of size 4 Mibyte?

- Use a 22 bit offset and 10 bit virtual page number.
- Page table 4 Kibyte (1024 entries, 4 byte each).

Why not use pages of size 4 Mibyte?


- Use a 22 bit offset and 10 bit virtual page number.
- Page table 4 Kibyte (1024 entries, 4 byte each).
- Case closed!

Why not use pages of size 4 Mibyte?


- Use a 22 bit offset and 10 bit virtual page number.
- Page table 4 Kibyte (1024 entries, 4 byte each).
- Case closed!

4 Mibyte pages are used and do have advantages but it is not a general solution.


# Mostly empty space



# Mostly empty space



# Mostly empty space



Map only the areas that are actually used.

# Hybrid approach - paged segmented memory

What if each segment was rarely larger than 1Ki pages of 4Kibyte.

What if each segment was rarely larger than 1Ki pages of 4Kibyte.

31 29 0 seg

What if each segment was rarely larger than 1Ki pages of 4Kibyte.


21	29	12	U
seg		18-bit page number	


Λ


31	29	12			0
seg		18-bit page number		12-bit offset	


31	29	12		0
seg	18-b	it page number	12-bit offset	












































page directory

































2-bit page global directory index

Scheme used in PAE, where each entry has a 24-bit physical base address. Each page table entry was 8 bytes whide.



2-bit page global directory index

Scheme used in PAE, where each entry has a 24-bit physical base address. Each page table entry was 8 bytes whide.

Trace the translation of a 32-bit virtual address to a 36-bit physical address.

### The x86\_64 architectures

• A 64-bit address but only 48-bits are used.

#### The x86\_64 architectures

- A 64-bit address but only 48-bits are used.
- Bits 63-47 are either 1, kernel space, or 0, user space.
- The 48 bits are divided into:
  - 9-bit page global directory index
  - 9-bit page upper directory index
  - 9-bit page lower directory index
  - 9-bit page table index
  - 12-bit offset
- A page table entry is 8 bytes and contains a 40-bit physical address base address.

### The x86\_64 architectures

- A 64-bit address but only 48-bits are used.
- Bits 63-47 are either 1, kernel space, or 0, user space.
- The 48 bits are divided into:
  - 9-bit page global directory index
  - 9-bit page upper directory index
  - 9-bit page lower directory index
  - 9-bit page table index
  - 12-bit offset
- A page table entry is 8 bytes and contains a 40-bit physical address base address.
- The 40-bit base is combined with the 12-bit index to a 52-bit physical address.

#### The x86\_64 architectures

- A 64-bit address but only 48-bits are used.
- Bits 63-47 are either 1, kernel space, or 0, user space.
- The 48 bits are divided into:
  - 9-bit page global directory index
  - 9-bit page upper directory index
  - 9-bit page lower directory index
  - 9-bit page table index
  - 12-bit offset
- A page table entry is 8 bytes and contains a 40-bit physical address base address.
- The 40-bit base is combined with the 12-bit index to a 52-bit physical address.

Linux can only handle a physical base addres of 34 bits i.e 46 bit physical address.

Why not do something completely different?

• We will probably not have more than say 8 Gibyte of main memory.

- We will probably not have more than say 8 Gibyte of main memory.
- If we divide this into 4 Kibyte frames we have 2 Mi frames.

- We will probably not have more than say 8 Gibyte of main memory.
- If we divide this into 4 Kibyte frames we have 2 Mi frames.
- Assume maintain a table with 2 Mi entries that describes which process and page that occupies the frame.

- We will probably not have more than say 8 Gibyte of main memory.
- If we divide this into 4 Kibyte frames we have 2 Mi frames.
- Assume maintain a table with 2 Mi entries that describes which process and page that occupies the frame.
- To translating a virtual address we simply search the table (efficient if we use a hash table).

- We will probably not have more than say 8 Gibyte of main memory.
- If we divide this into 4 Kibyte frames we have 2 Mi frames.
- Assume maintain a table with 2 Mi entries that describes which process and page that occupies the frame.
- To translating a virtual address we simply search the table (efficient if we use a hash table).
- Used by some models of PowerPC, Ultra Sparc and Itanium.

• Segmentation is not an ideal solution (why?).

- Segmentation is not an ideal solution (why?).
- Small fixed size pages is a solution.

- Segmentation is not an ideal solution (why?).
- Small fixed size pages is a solution.
- Speed of translation is a problem (what is the solution?)

- Segmentation is not an ideal solution (why?).
- Small fixed size pages is a solution.
- Speed of translation is a problem (what is the solution?)
- The size of the page table is a problem (and you know how to solve it).

- Segmentation is not an ideal solution (why?).
- Small fixed size pages is a solution.
- Speed of translation is a problem (what is the solution?)
- The size of the page table is a problem (and you know how to solve it).
- Inverted page tables an alternative approach.

# AC/DC - TLB



TLB - dynamite, makes paging possible.