


**TYPES SN54153, SN54L153, SN54LS153, SN54S153,
SN74153, SN74L153, SN74LS153, SN74S153**
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS
BULLETIN NO. DL-S 7611852, DECEMBER 1972 — REVISED OCTOBER 1976

BULLETIN NO. DL-S 7611862, DECEMBER 1972 — REVISED OCTOBER 1976

SN54153, SN54LS153, SN54S153 ... J OR W PACKAGE
SN54L153 ... J PACKAGE
SN74153, SN74L153, SN74LS153, SN74S153 ... J OR N PACKAGE
(TOP VIEW)



- **Permits Multiplexing from N lines to 1 line**
- **Performs Parallel-to-Serial Conversion**
- **Strobe (Enable) Line Provided for Cascading (N lines to n lines)**
- **High-Fan-Out, Low-Impedance, Totem-Pole Outputs**
- **Fully Compatible with most TTL and DTL Circuits**

TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIMES			TYPICAL POWER DISSIPATION
	FROM	FROM	FROM	
	DATA	STROBE	SELECT	
'153	14 ns	17 ns	22 ns	180 mW
'L153	27 ns	34 ns	44 ns	90 mW
'LS153	14 ns	19 ns	22 ns	31 mW
'S153	6 ns	9.5 ns	12 ns	225 mW

description

Each of these monolithic, data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select Inputs A and B are common to both sections.
H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage: '153, 'L153, 'S153	5.5 V
'LS153	7 V
Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits	-55°C to 125°C
SN74', SN74L', SN74LS', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

- SN54154 ... J OR W PACKAGE
SN54L154 ... J PACKAGE
SN74154, SN74L154 ... J OR N PACKAGE
(TOP VIEW)

TYPE	TYPICAL AVERAGE PROPAGATION DELAY		TYPICAL POWER DISSIPATION
	3 LEVELS OF LOGIC	STROBE	
'154	23 ns	19 ns	170 mW
'L154	46 ns	38 ns	85 mW

Each of these monolithic, 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs, G1 and G2, are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input low. When either strobe input is high, all outputs are high. These demultiplexers are ideally suited for implementing high-performance memory decoders. For ultra-high-speed systems, SN54S138/SN74S138 and SN54S139/SN74S139 are recommended.

These circuits are fully compatible for use with most other TTL and DTL circuits. All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

Series 54 and 54L devices are characterized for operation over the full military temperature range of -55°C to 125°C ;
Series 74 and 74L devices are characterized for operation from 0°C to 70°C .

FUNCTION TABLE

[illegible]

H = high level, L = low level, X = irrelevant