## Resource-aware scheduling of multiple quantum circuits on a hardware device

Debasmita Bhoumik $^{1,\ast},$ Ritajit Majumdar $^2,$ Susmita Sur-Kolay $^1$ 

 Advanced Computing & Microelectronics Unit, Indian Statistical Institute, India
 IBM Quantum, IBM India Research Lab
 \* debasmita.ria21@gmail.com

#### Abstract

Recent quantum technologies and quantum error-correcting codes emphasize the requirement for arranging interacting qubits in a nearest-neighbor (NN) configuration while mapping a quantum circuit onto a given hardware device, in order to avoid undesirable noise. It is equally important to minimize the wastage of qubits in a quantum hardware device with m qubits while running circuits of n qubits in total, with n < m. In order to prevent cross-talk between two circuits, a buffer distance between their layouts is needed. Furthermore, not all the qubits and all the two-qubit interactions are at the same noise-level. Scheduling multiple circuits on the same hardware may create a possibility that some circuits are executed on a noisier layout than the others.

In this paper, we consider an optimization problem which schedules as many circuits as possible for execution in parallel on the hardware, while maintaining a pre-defined layout quality for each. An integer linear programming formulation to ensure maximum fidelity while preserving the nearest neighbor arrangement among interacting qubits is presented. Our assertion is supported by comprehensive investigations involving various well-known quantum circuit benchmarks. As this scheduling problem is shown to be NP Hard, we also propose a greedy heuristic method which provides  $2\times$  and  $3\times$  better utilization for 27-qubit and 127-qubit hardware devices respectively in terms of qubits and time.

## 1 Introduction

In the past decade, quantum computation has matured from a mere theoretical model of computation which can outperform traditional computers on certain problems of interest [1, 2] to performing experiments on a real quantum computer beyond brute force classical computation [3]. Currently multiple providers offer free or paid access to their quantum hardware devices. The majority of these access are via cloud. As the demand for quantum computing is rising, the users often face long queuing time with their jobs having to wait till the execution of all the previously submitted jobs have been completed. Consequently, there is a pressing need to enhance the efficiency and throughput of quantum computers to improve user experience. In this paper, we study the benefits and challenges of executing more than one quantum circuit simultaneously on the same hardware to improve the throughput, as well as the hardware utilization, without sacrificing on the quality of outcome.

Let us motivate the problem with an example. Consider a 15-qubit circuit which is to be executed on a 27 qubit device as shown in Fig 1. Thus 12 qubits of the device remain

unused, which could have been utilized to execute simultaneously some other circuit(s) requiring  $\leq 12$  qubits – thus improving the throughput and the hardware utilization.




Figure 1: An example of a 15-qubit circuit assigned to a 27- qubit hardware. The used qubits are shown in purple while the unused qubits are shown in blue. The hardware still has room to accommodate one or more quantum circuit(s) using the free qubits.

Simultaneous execution of multiple circuits on a single hardware is not without challenge. Previous studies [4] do not consider the effect of noise arising due to simultaneous execution of circuits. First, when a circuit is mapped to a hardware, the requirement is to reduce the number of SWAP gates, as well as to use a layout with minimal noise profile [5]. However, when multiple circuits are placed simultaneously, it is likely that all of them cannot be placed on their corresponding best layout, leading to degradation in the quality of the outcome of the computation. Furthermore, if two circuits are computed on neighbouring qubits, then there is a possibility of crosstalk affecting the quality of the computation for both of them.

Minimizing the degradation in quality due to worse layout selection and crosstalk, while maximizing the throughput of the hardware lead to conflicting objectives. In this paper, we study this optimization problem to find the optimal intra-device scheduling of N > 1 jobs on a m-qubit hardware with little to no compromise on the quality of computation. Given a hardware H, and a set C of N circuits  $\{C_1, C_2, ..., C_N\}$ , such that the number of qubits of each circuit is  $\leq$  the number of qubits in the hardware, we partition C into batches  $B = \{B_1, B_2, ..., B_k\}$  such that each batch consists of circuits which can be executed simultaneously. Therefore, for each i, we must have  $1 \leq |B_i| \leq N$  where  $|B_i|$  indicates the number of circuits in that batch and the total number of qubits in each  $B_i$  is no greater than m. Maximizing intra-device parallelization is thus equivalent to minimizing the number of batches. Our contributions in this work are as follows:

- obtaining an optimal placement of more than one circuit on a given hardware device using integer linear program (ILP) such that the noise profile of the layout of each circuit is within a pre-specified margin of  $\epsilon \ll 1$  in the noise profile of the optimal layout, and a buffer distance b is maintained between any two distinct circuits executed in parallel to avoid crosstalk;
- given a set of circuits, finding optimal schedule batches of circuits with mapping on the hardware a minimum number of batches;
- proving that this optimal scheduling problem is NP-Hard, and hence designing a heuristic graph-theoretic approach to solve this problem;
- presenting experimental results on 27-qubit fake backend and 127-qubit quantum hardware in which  $2\times$  and  $3\times$  increase in the throughput are obtained respectively with

only a reduction in mean fidelity by  $\sim 1.4\%$  for 10-qubit circuits.

In the rest of the paper, Sec. 2 provides a brief discussion on circuit placement and the noise profile of a layout on a given hardware device. Sec. 3 delves in the proposed methodology for intra-device-scheduling. Our experimental settings and results appear in Sec. 5 and concluding remarks in Sec. 6.

## 2 A brief introduction to circuit mapping and layout scoring

The virtual qubits of a quantum circuit need to be mapped to the physical qubits of the hardware for execution. Current superconductor based quantum hardware typically have a planar architecture, leading to a sparse coupling map. Fig. 2 depicts the coupling map of a 27-qubit IBM Quantum device, which is a sparse graph with degree-2 and degree-3 connectivity.




Figure 2: The coupling map and bit-wise noise profile of a 27-qubit IBM Quantum hardware

Two qubit interaction is possible only between neighbouring qubits. If any interaction is required between non-neighbouring qubits, then SWAP gates are required to make them adjacent. Adding these SWAP gates increases the computation time as well as the noise in the circuit. Therefore, the primary constraint of mapping the virtual qubits to the physical qubits on a given hardware is to minimize the number of SWAP gates. This being an NP-Hard problem, multiple heuristics have been proposed [6, 7, 8]. In this study, we employ the default SABRE algorithm [6] used in Qiskit [9].

A second constraint on qubit mapping is to use qubits and 2-qubit connections which have lower noise profiles. For example, the color code in Fig. 2 shows that qubit 11 is significantly

noisy, and it is advantageous to exclude this qubit, if possible, during mapping. Certain studies consider the minimization of SWAP gates and noise profile as a single objective function [10, 11]. In [5], the authors proposed a two-step solution for the same. First, they map the virtual qubits to the physical qubits of the hardware without considering the noise profile of the qubits and the connections. After obtaining a layout which minimizes the number of SWAP gates, the authors find a list of isomorphic layouts which keep the number of SWAP gates unchanged. Finally, the noise profile of each layout is calculated from the noise calibration data, and the one with the lowest noise profile is selected. This entire process is termed as mapomatic by the authors.

Mapomatic is an open-source package in Qiskit Community. Given a circuit  $C_i$ , we use this method to obtain the optimal qubit placement, and a list L of isomorphic layouts with  $Q_{ij}$  denoting the score of layout  $l_j \in L$ . In other words,  $Q_{ij}$  is an indicator of the noise profile of the layout  $l_j$  for the circuit  $C_i$ . In general, the scoring mechanism of mapomatic ensures that  $0 \le Q_{ij} \le 1$ , and if  $Q_{ij} < Q_{ij'}$ , then  $l_j$  is considered to be a better layout than  $l_{j'}$  in terms of noise profile.

# 3 Formulation of intra-device scheduling as an optimization problem

Consider a hardware H with m qubits and a set  $C = \{C_1, C_2, ..., C_N\}$  of quantum circuits. The goal of this study is to place batches of  $k \leq N$  circuits simultaneously on the hardware such that (i) the total number of qubits for each batch of circuits is no greater than m, (ii) there is no overlap of qubits between different circuits, and (iii) the noise profile of the layout associated with each circuit is within  $\epsilon$  of the optimal layout for that circuit. In other words, if  $s_1$  be the noise profile of the optimal layout for a circuit, then for that circuit we consider only those layouts l for which  $s_l - s_1 < \epsilon$ , for a pre-specified  $\epsilon$ .

Note that the constraint of no overlap between qubits may seem trivial at first. However, it is to be noted that if two neighbouring qubits are associated with different circuits, then there is a possibility of crosstalk affecting the quality of outcome of both the circuits. Therefore, a buffer distance b, i.e., a distance of b, must be maintained between any two qubits associated with two different circuits. In Fig. 3, we show examples of two circuits placed with b=0 and b=2 respectively. The former has a significantly higher possibility of crosstalk affecting the quality of outcome [10].




Figure 3: Placement of a 15-qubit and a 8-qubit circuit simultaneously on a 27-qubit hardware with buffer distance (a) b = 0, and (b) b = 2. The former has a significantly higher probability of crosstalk affecting the quality of the computation. The blue qubits are the unused ones.

Let  $l_1$  and  $l_2$  be two layouts for two circuits  $C_1$  and  $C_2$ . Let the distance between two qubits  $q_a \in l_1$  and  $q_b \in l_2$  on the same hardware be denoted by  $d(q_a, q_b)$ . Henceforth, for a given buffer distance b we say that  $l_1$  and  $l_2$  have b-overlap if  $\exists q_a \in l_1$  and  $\exists q_b \in l_2$  such that  $d(q_a, q_b) < b$ , else if  $\forall q_a \in l_1$  and  $q_b \in l_2$ ,  $\min d(q_a, q_b) \geq b$ , then  $l_1$  and  $l_2$  are b-non-overlapping. In the next subsection, we propose an efficient algorithm to determine the overlap between two given layouts.

## 3.1 Finding the overlap between two layouts

Given a hardware coupling map, and two layouts  $l_1$  and  $l_2$ , the trivial method to check for overlaps is to calculate  $d(q_a, q_b)$ ,  $\forall q_a \in l_1$  and  $q_b \in l_2$ . However, if the number of qubits in  $l_1$  and  $l_2$  are  $n_1$  and  $n_2$  respectively, then the time complexity of this method is  $\mathcal{O}(n_1.n_2)$ . But checking for overlaps only between boundary qubits of the two layouts can be done faster.

A qubit in a layout l is said to be a boundary qubit if it is adjacent to at least one qubit  $q \notin l$ . For example, in Fig. 3 (b), qubits 11, 12, 21 and 19 are the boundary qubits.

**Lemma 1.** The overlap between the two layouts  $l_1$  and  $l_2$  can be determined by calculating the distance between the boundary qubits of these two layouts only.

```
Proof: See Appendix A.
```

In Fig. 3 (b), there are 13 and 8 qubits on the two layouts. Therefore, the naive method would have required  $13 \cdot 8 = 104$  comparisons to determine the overlap. However, since there are only 2 boundary qubits for each layout, according to Theorem 1 only 4 comparisons are sufficient.

Next we provide the algorithms for determining the boundary qubits of a layout, and calculating the overlap between two given layouts.

#### Algorithm 1 Determine boundary qubits of a layout

```
Input: Layout L_i and the coupling map of the hardware
Output: A list of the boundary qubits of L_i
 1: boundary \leftarrow []
 2: for each qubit q \in L_i do
      Determine the neighbours Nb of q from the coupling map
 3:
      for each qubit q' \in Nb do
 4:
 5:
        if q' \notin L_i then
           Add q' to boundary
 6:
        end if
 7:
      end for
9: end for
10: return boundary
```

**Lemma 2.** Algorithm 1 finds the boundary qubits of a layout l with  $n_l$  qubits in  $\mathcal{O}(n_l)$ .

*Proof*: See Appendix B.

**Lemma 3.** Given two layouts  $l_i$  and  $l_j$ , with  $n_i$  and  $n_j$  qubits of which  $k_i$  and  $k_j$  denote respectively the number of boundary qubits of the two layouts, then Algorithm 2 finds the overlap between the two layouts in time  $\mathcal{O}(\max\{n_i, n_j\} + k_i \cdot k_j)$ .

#### **Algorithm 2** Check b-overlap between two layouts

**Input:** Layouts  $l_i$ ,  $l_j$ , coupling map M of the hardware, desired buffer distance bOutput: True if overlap, False otherwise 1:  $overlap \leftarrow False$ 2: if  $l_i \cap_0 l_j \neq \phi$  then  $overlap \leftarrow True$ 3: 4: return overlap 5: end if 6:  $boundary_1 \leftarrow find boundary(l_i, M)$ 7:  $boundary_2 \leftarrow \text{find boundary}(l_i, M)$ for each qubit  $q_i$  in  $boundary_1$  do 9: for each qubit  $q_i$  in  $boundary_2$  do  $d \leftarrow \operatorname{distance}(q_i, q_j)$ 10: if  $d \leq b$  then 11: 12:  $overlap \leftarrow True$ break 13: end if 14: end for 15: 16: end for 17: **return** overlap

*Proof*: See Appendix C.

Given a circuit i and a hardware H, let L be the list of all isomorphic layouts obtained from mapomatic. Let  $l \in L$  be the best layout with the lowest mapomatic score. We define a subset  $L_{\epsilon} \subseteq L$  such that for each  $l' \in L_{\epsilon}$ ,  $Q_{il'} - Q_{il} \le \epsilon$ . Recall that by definition, the lower the mapomatic score, the better is the layout.

The problem at hand, therefore, is to schedule a set of circuits C to a set of layouts  $L_{\epsilon}$  for each circuit such that no two layouts corresponding to two different circuits are boverlapping. The theoretical formulation and the solution of this problem does not depend
on a specific value of  $\epsilon$ . Therefore, for the rest of the paper, we exclude any explicit mention
of  $\epsilon$ . However, whenever a list of layouts L is mentioned, it implies  $L_{\epsilon}$  for a pre-specified  $\epsilon$ .
In Sec. 5 we shall discuss the choice of  $\epsilon$  for our experimental results.

#### 3.2 ILP Formulation for our scheduling problem

Let us formulate an integer linear program (ILP) for the noise-aware intra device scheduling (NIDS). Consider a list of circuits  $C = \{C_1, C_2, ..., C_N\}$ , and a list of hardware layouts  $L_{all} = L_1 \cup L_2 \cup ... \cup L_N$ , where  $L_i$  denote the layouts feasible for circuit  $C_i$ . For example, in Fig. 3 (b), the two layouts differ in the number of qubits, therefore the layout for one circuit is not feasible for the other. However, there may also be cases, where the two circuits i and j have equal number of qubits, and therefore the same layout may belong to both  $L_i$  and  $L_j$ . For the rest of this paper, we shall remove the index, and simply use L to denote the list of layouts for any circuit i. The index is same as that for the circuit in the context.

Furthermore, it may not be possible to accommodate all the circuits simultaneously on the hardware. This may be because there are not sufficient quality layouts, or the total number of qubits required exceeds the number of physical qubits in the hardware. Therefore, the goal is to accommodate the largest subset of circuits simultaneously, and repeat this

process of intra-device scheduling to schedule all the circuits in k batches  $B_1, B_2, ..., B_k$ , where each batch is a set of circuits which can be executed simultaneously, and k is expected to be significantly smaller than N. Note that this method can accommodate for instances where the circuits are added to the job queue dynamically.

Next we discuss the variables, constraints and the objective function of the ILP for scheduling the largest subset of circuits simultaneously on a hardware.

#### 1. Variables

(a) Indicator variables: We associate  $x_{ij}$  for each circuit  $i \in C$  and layout  $j \in L$  such that

$$x_{ij} = \begin{cases} 1 & \text{if circuit } C_i \text{ is scheduled to layout } j \\ 0 & \text{otherwise.} \end{cases}$$

(b) Score variables: A score variable  $q_{ij}$  is associated with each  $x_{ij}$  which is the mapomatic score when circuit  $C_i$  is placed on layout j.

#### 2. Constraints

(a) Since  $x_{ij}$  are indicator variables, we require that  $\forall i, j$ 

$$x_{ij} \in \{0, 1\}$$
 (1)

(b) The second requirement is that every circuit  $C_i$  is assigned to at most one layout. Note that if a circuit is not scheduled in a particular batch, then it is not assigned any layout, and hence  $\forall j, x_{ij} = 0$ . Formally, this constraint can be represented as

$$\sum_{i \in L} x_{ij} \le 1 \tag{2}$$

Note that this constraint should hold for all circuits  $C_i \in C$ , so there are |C| such constraints.

(c) The third requirement is that no circuit is placed on a layout which has overlap with a previously mapped circuit, i.e., all circuits must be mapped to nonintersecting layouts.

$$x_{ij} + \sum_{k \neq i \in C} \sum_{j \cap_b l \neq \phi, j, l \in L} x_{kl} \le 1 \tag{3}$$

This constraint implies that two circuits i and k should not be placed on boverlapping layouts. As before, this constraint should hold for all circuits  $i \in C$ ,
and therefore, there are |C| such constraints.

3. Objective Function: The objective of this optimization problem is to maximize the overall fidelity, which translates to minimizing the overall score Q along with mainising resource utilisation on the given hardware device. Therefore, the objective function is given by:

$$Minimize \sum_{i \in C, j \in L} \sum_{j \in L} q_{ij} A_i x_{ij} - \sum_{i \in C, j \in L} \sum_{j \in L} x_{ij}$$

$$\tag{4}$$

where  $A_i$ ,  $0 < A_i \le 1$  denotes the area of circuit *i* normalized over all available circuits. The area of a circuit is defined as the product of the number of qubits and its depth.

Note that the second term ensures that the objective function can have negative values; otherwise the least attainable value would have been 0, which could be attained if no circuit is placed at all. Inclusion of this term ensures that circuits with higher area (i.e., more amenable to noise) are placed in layouts with lower mapomatic score to ensure quality of outcome.

The solution to this ILP shall provide the largest subset/batch of circuits  $B \subseteq C$  which can be executed simultaneously on a given hardware. When  $B \subset C$ , the same ILP can be solved for  $C \setminus B$  repetitively to schedule all the circuits into batches. Let  $B_1, B_2, ..., B_k$  denote the batches, where it is expected that k < N. This reduces the number of times the quantum hardware is accessed, and in its turn increases the throughput and the hardware utilization.

Note that in current cloud providers, jobs enter the queue dynamically. Therefore, the set of all circuits C may not be static and known a priori. However, this can be easily accounted for as follows. At a particular timestamp T, let the list of available circuits be C, of which C' has been allocated simultaneously to the hardware. Let  $\bar{C}$  denote  $C \setminus C'$ . While these circuits in C' are being executed, let  $C_T$  be the set of new circuits which are added to the queue. IN the next iteration the ILP is solved on  $\bar{C} \cup C_T$  to find the largest subset of circuits to be sent for simultaneous execution at the next timestep.

#### 3.2.1 Obtaining the outcomes of the individual circuits

Let  $B = \{c_1, c_2, ..., c_r\}$  be the batch of circuits executed simultaneously on the hardware. If the number of qubits on circuit  $c_i$  be  $n_i$ , then effectively the hardware computes a circuit of  $n = \sum_{1 \le i \le r} n_i$  qubits. The outcome of this execution will be a probability distribution over n qubits. The outcome of the circuit  $c_i$  can now be obtained by marginalizing over the rest of the  $n - n_i$  qubits.

For example, in Fig. 3 (b), the hardware effectively executes a circuit with (13+8)=21 qubits. The outcome will be a probability distribution encompassing all the 21 qubits. The distribution of the first circuit (in purple) can now be obtained by marginalizing over the remaining 8 (in orange) qubits, and vice versa. Note that although the hardware executes a single circuit, it is essentially a combination of multiple disjoint circuits with no entanglement flowing from one to the other. Therefore, such a marginalization does not lead to any loss of information.

#### 3.2.2 Noise-aware intra device scheduling is NP-Hard

Here we show that intra-device scheduling of N circuits is essentially a bin packing problem. The N circuits are the items. The bins are the batches  $B_1, B_2, ..., B_k$  and the capacity of each batch is the total number of qubits on the hardware. Thus the objective of this problem is to minimize the number of batches, each having a capacity equal to the number of qubits on the hardware, to pack N quantum circuits in bins of equal capacity. Since the intra-device scheduling is equivalent to a bin packing problem, it is NP-Hard.

Note that our problem at hand imposes additional constraints to this. It requires that the circuits (i.e., the items) placed in each batch (i.e., each bin) do not have b-overlapping layouts. This constraint implies that the layouts of two circuits with b-overlap cannot be placed in the same batch even if the capacity supports it. The bin-packing problem is reducible to this problem in polynomial time, therefore our problem is NP-Hard. Further, the problem with the layout buffer constraint is at least as hard as the bin packing problem.

The ILP formulation of this NP-Hard problem being computationally expensive and not scalable, we propose in the next section a polynomial time graph-based greedy heuristic algorithm for noise-aware intra device scheduling.

## 4 Polynomial time heuristic algorithm

In this section we present a polynomial time heuristic algorithm for solving the noise-aware intra device scheduling problem described in the previous section. First, we create a compatibility graph for the circuits and their layouts: each vertex denotes a distinct circuit and its corresponding layout, and an edge between two vertices denotes that the two circuits are distinct, with the two layouts not b-overlapping. The edges are weighted with a function of the mapomatic score of the two associated vertices. We finally propose a polynomial time heuristic algorithm to determine a maximal clique from this compatibility graph, which denotes the set of circuits that can be executed simultaneously. We shall discuss each step of this approach in detail.

## 4.1 Generation of the compatibility graph

The generation of the compatibility graph G is given in Algorithm 3.

## Algorithm 3 Generate compatibility graph

**Input:** A set C of circuits; for each  $i \in C$  a list  $L_i$  of isomorphic layouts and the normalized circuit area  $A_i$ ; for each  $i \in C$  and  $j \in L_i$  a mapomatic score  $q_{ij}$ ; a buffer distance b

```
Output: Compatibility graph G
 1: G \leftarrow \text{empty graph}.
 2: for each i \in C do
       for each j \in L_i do
 3:
 4:
         vertex v = (i, j)
         Add vertex v to G
 5:
       end for
 6:
 7: end for
 8: for each pair of vertices (i, j) and (k, l) in G do
      if i == k then
 9:
         Continue
10:
       end if
11:
12:
      overlap \leftarrow overlap between j and l calculated using Algorithm 2
      if overlap \geq b then
13:
         edge e = ((i, j), (k, l))
14:
         weight of edge w(e) = q_{ij}.A_i + q_{kl}.A_k
15:
         Add weighted edge \{e, w(e)\}\ to G
16:
       end if
18: end for
19: max weight \leftarrow \max\{w(e) \text{ for edge } e \in G\}
20: for each edge e \in G do
       w(e) = \max_{\text{weight}} - w(e)
21:
22: end for
23: return G
```

**Lemma 4.** Algorithm 3 constructs the compatibility graph for given set C of N quantum circuits and the lists of their respective layouts in  $\mathcal{O}((N.M)^2 \times n)$  where M denotes the overall number of layouts, and n is the length of the largest layout, or, in other words, the number of qubits in the largest circuit.

#### *Proof*: See Appendix D.

Scheduling the optimal number of circuits simultaneously, thus, boils down to finding the maximal clique from this graph. Since each vertex in a clique is connected to every other vertex, each of these circuits can be executed simultaneously. Each vertex layout is provided a weight which is the product of the mapomatic score for that layout and the normalized circuit area of the circuit. Every edge is associated with a weight which is the sum of the two weights of the associated vertices. However, recall that the lower the mapomatic score, the better (less noisy) is the layout. To convert this to a maximization problem, we find the largest edge weight, and subtract each edge weight from it. Thus, the edges corresponding to higher mapomatic score, i.e., more noisy layouts, now have lower weights, and vice versa. Hence, selecting the maximal clique from this graph ensures selection of edges corresponding to lower mapomatic scores.

In Fig. 4 (a) we take three example circuits, and show the construction of the compatibility graph in (b) and (c) of the same figure. We have selected the circuits to be of the same number of qubits and depth for this example, making  $A_i = 1$  for all of them. In particular, Fig. 4 (b) shows the scenario where each circuit has two compatible isomorphic layouts, and their mapomatic score. Usually, there will be many more such layouts for each circuit, but for this example we stick to two layouts for brevity. The compatibility graph is created from this information where each vertex i, j corresponds to the layout j for vertex i. From Algorithm 3, no two vertices corresponding to the same vertex will have associated edge, since the same circuit is not to be placed twice. Therefore, no edge exists between any vertex with the same circuit index.

Two vertices are connected by an edge only if the layouts are not b-overlapping. For this example figure, we have selected b=1. Thus, there is an edge between, say vertices (00) and (11), but not between (00) and (10) since they have a common qubit (39) in their layouts. The mapomatic scores for, say vertices (00) and (11), are 0.0932 and 0.0833. So, initially we assign the weight of the edge to be the sum of these two mapomatic scores, i.e., 0.1765. After assigning weights to every edge similarly, we see the largest weight 0.1805 is associated with the edge corresponding to vertices (01) and (10). Therefore, we subtract all the edge weights from this value, thus yielding the final weight of the edge corresponding to vertices (00) and (11) to be 0.004. The other edges and their weights are similarly calculated.

A maximum clique in this compatibility graph provides the optimal noise-aware intra device scheduling. However, finding a maximum clique in any arbitrary graph is NP-Hard as well. In the following subsection we propose a greedy approach to find a *maximal* clique in the compatibility graph for our scheduling problem.

## 4.2 Greedy algorithm to find a maximal clique in the compatibility graph

Algorithm 4 first determines the connected components of the compatibility graph. For each connected component it finds a maximal clique using a greedy method. It first selects the edge with the largest weight, and then keeps adding edges, sorted in descending order of weight, as long as the vertices are connected to all the vertices already selected (i.e., it is a clique). This ensures that the layouts selected are compatible with *all* other layouts, and




Figure 4: The entire workflow of our heuristic algorithm: (a) schematic diagrams of three circuits that are to be placed in the hardware; (b) two possible layouts for each of the three circuits and their corresponding mapomatic scores; (c) the compatibility graph with edge weights, (d) the connected components of the graph and (e) greedy selection of edges in each of the components.

all the selected circuits can be scheduled simultaneously on the hardware. Note that this method generates one maximal clique for each connected component. Finally, the maximal clique with the largest weight among the ones found for each of the connected components is selected as the solution to the noise-aware intra-device scheduling.

**Lemma 5.** Algorithm 4 finds a maximal clique in the compatibility graph in  $\mathcal{O}(|V| \cdot |E| + |E| \log |E|)$ 

#### Proof: See Appendix F.

In the next section, we present experimental results of our method to show the improvement in throughput obtained and the quality of the outcome.

#### Algorithm 4 Finding maximal clique in a compatibility graph

```
Input: compatibility graph G = (V, E) where E is the weighted edge list
Output: maximal clique in G
 1: G_C \leftarrow the set of all connected components of G
2: max clique \leftarrow \phi
 3: \max_{\text{clique}} \text{weight} = 0
4: for each g \in G_C do
        V_g \subseteq V \leftarrow \text{set of vertices in } g, E_g \subseteq E \leftarrow \text{set of edges in } g
        \texttt{selected\_circuits} \leftarrow \phi, \texttt{selected\_layouts} \leftarrow \phi, \texttt{selected\_edges} \leftarrow \phi
7:
        E_{g_{sorted}} \leftarrow sorted E_g in the descending order of edge weight
        for each e = (u, v) \in E_{g_{sorted}} do l_u, l_v \leftarrow layouts associated with u and v respectively
8:
9:
10:
            c_u, c_v \leftarrow \text{circuits} associated with u and v respectively
11:
            if selected_edges is \phi then
12:
                add e to selected edges, c_u and c_v to selected circuits l_u and l_v to selected layouts, e to selected edges
13:
            else if c_u \in \text{selected\_circuits} and c_v \in \text{selected\_circuits} then
14:
            else if c_u \notin \text{selected\_circuits} and c_v \notin \text{selected\_circuits} then
15:
                is_{connected} = \overline{True}
16:
17:
                \overline{\mathbf{for}} all c \in \text{selected\_circuits } \mathbf{do}
18:
                   if (u,c) \notin E_g or (v,c) \notin E_g then
19:
                       is\_connected = False
20:
                       break
21:
                    end if
22:
                end for
23:
                \mathbf{if} \ \mathrm{is\_connected} \ \mathbf{then}
24:
                    add e to selected_edges, c_u and c_v to selected_circuits l_u and l_v to selected_layouts, e to se-
25:
                end if
26:
            else if c_u \notin \text{selected\_circuits} and l_u \in \text{selected\_layouts} then
27:
                is connected = \overline{True}
28:
                for all c \in \text{selected} circuits do
29:
                    if (u,c) \notin E_g then
30:
                       is connected = False
31:
                       break
32:
                    end if
33:
                end for
                \mathbf{if} \ \mathrm{is\_connected} \ \mathbf{then}
34:
35:
                   add e to selected_edges, c_u and c_v to selected_circuits l_u and l_v to selected_layouts, e to se-
                   lected edges
36:
37:
            else if c_v \notin \text{selected} circuits and l_v \in \text{selected} layouts then
38:
                is\_connected = True
39:
                for all c \in \text{selected\_circuits do}
40:
                   if (v,c) \notin E_g then
41:
                       is\_connected = False
42:
                       break
43:
                    end if
44:
                end for
45:
                if is connected then
46:
                    add e to selected_edges, c_u and c_v to selected_circuits l_u and l_v to selected_layouts, e to se-
                   lected\_edges
47:
                end if
48:
            end if
49:
         end for
        clique \leftarrow construct clique from selected edges and selected circuits
50:
51:
         weight \leftarrow \sum_{e \in selected\_edges} w(e)
52:
         if weight > max clique weight then
53:
            \max_{\text{clique}} \text{weight} = \text{weights}, \max_{\text{clique}} \text{clique}
54:
         end if
55: end for
56: return max_clique, max_clique_weight
```

## 5 Experimental results

For our experiments with our proposed greedy method, we have considered 4 benchmarks circuits, namely Real Amplitude, Trotterized Clustered Unitary, QAOA, and Ripple carry adder. Although our formulation (Sections 3 and 4) do not impose any constraints on the type of circuits that can be scheduled together, we report here for only the circuits from the same family to study intra-device scheduling. A more rigorous experiment, with circuits from different families scheduled together, will be reported in another article separately.

For each circuit, we created its mirrored version. For a given circuit with unitary U, a mirrored circuit of it can be obtained by appending  $U^{\dagger}$  to the original circuit. This simple modification implies that the ideal outcome of the circuit is always  $|0\rangle^{\otimes n}$ , n being the number of qubits in the circuit. The advantage of such a circuit is that the ideal outcome is known without any simulation. However, the disadvantage is that the depth of such a circuit is twice that of the original circuit, and is hence more amenable to noise. In Qiskit [9], it is necessary to put a barrier between U and  $U^{\dagger}$  in order to avoid simplification of the circuit to identity.

We first provide the rationale behind selecting the  $\epsilon$  for layouts in our experiment (refer to Sec. 3), and then show the fidelity obtained and the increase in throughput for a 27-qubit fake backend, and a 127-qubit IBM Quantum device.

#### 5.1 Selection of $\epsilon$ for the layouts

It is expected that there is overlap between the layouts returned by mapomatic. We have taken only the layouts having a score which is at least 50% of the highest score and further we check for overlap among them and other conditions. If this percentage is increased, we can accommodate more circuits with less fidelity.

Table 1 gives a comparison of the values of fidelity for taking the best score, the worst score and the last of top 50% in the noisy simulator of IBMQ Kolkata for 5-qubit circuits.

Table 1: Comparison of values of fidelity for the best score, the worst score and the last of the top 50% in noisy simulator of IBMQ Kolkata for 5-qubit circuits

Benchmark	2Q Depth	Fidelity		
Circuit		Best	Worst	Last of the top 50%
Real Amplitude	8	0.944	0.805	0.925
QAOA	8	0.879	0.638	0.842
Trotterized	18	0.749	0.29	0.638

#### 5.2 Fidelity and hardware utilization in intra-device scheduling

In Table 2, we consider the Real Amplitude circuits of different qubits to be run into the noisy simulator or IBMQ Kolkata (27-qubit) with and without using the intra-device scheduling. A total of 7 circuits of each type was chosen for the experiments. Here 2 circuits are placed in the hardware simultaneously exhibiting a better throughput and resource utilization. We show that the values of fidelity where we are using intra device scheduling is almost reaching the fidelity if the circuits are one to one mapped in the best available hardware. In our experiments we have used buffer b=1, i.e., between two circuit mapped there should be a

gap of at least 1 qubit. This is to minimize the cross talk where it is maximum if two circuits are placed without a single qubit barrier [12].

Table 2: Fidelity for different sized Real Amplitude circuits with and without using our intradevice scheduling to be run on Noisy IBMQ simulator with the noise profile and coupling map of 27-qubit IBMQ Kolkata

Circuit size	Circuit Count	$Fidelity_{Int}$	$Fidelity_{NoInt}$
# qubits			
3		0.9542837452	0.959822345
5	7	0.9244571429	0.959822345
7		0.8468928571	0.862323176
10		0.6612723723	0.675571234

In Fig. 5, we consider the benchmark circuits QAOA, Trotterized, Real Amplitude having different number of qubits to be run on (a) Noisy IBMQ simulator with the noise profile and coupling map of 27-qubit IBMQ Kolkata, and (b) 127-qubit IBMQ Brisbane hardware. With intra-device scheduling, 3 circuits are placed in the hardware to be executed simultaneously and thereby exhibiting a better throughput and resource utilization. We show that the values of fidelity where we are using intra-device scheduling is almost reaching the fidelity if the circuits are mapped one by one in the best available hardware. We have also given the mean and standard deviation for each of the points, where Mean is the average value of the dataset, indicating the central point and Standard Deviation is the measure of the spread or dispersion of the dataset around the mean.

Table 3: Hardware utilization in intra device scheduling

Circuit size	Hardware size $m$	# circuits placed simultaneously	Gain w.r.t. time
7	27	2	2x
10	27	2	2x
7	127	3	3x
10	127	3	3x

If we have included more circuits in the hardware simultaneously of course the hardware utilization would be better but we constrained our solution with the top 50% score of the best score from the hardware layout. Note that L: Number of swap gates for each of these layout will be equal because the mapomatic solution uses graph isomorphism to cimpute the possible layouts. The time and utilizatation can be improved with the expense of fidelity.

#### 6 Conclusion

In this paper, we addressed the critical challenge of optimizing quantum circuit scheduling to enhance the throughput and efficiency of quantum computing hardware. By drawing analogies to the classical bin packing problem, we demonstrated the NP-Hard nature of our problem, which involves placing multiple quantum circuits onto quantum processing units while considering the inherent noise and limited qubit connectivity. Our proposed solution, using integer linear programming or the greedy heuristic based solution on compatibility graphs and maximal cliques, effectively balances the trade-off between noise reduction and




Figure 5: Fidelity (along with the mean and standard deviation) for benchmark circuits (QAOA, Trotterized, Real Amplitude) with and without using our intra-device scheduling executed in (a) Noisy IBMQ simulator with the noise profile and coupling map of 27-qubit IBMQ KOlkata, (b) 127-qubit IBMQ Brisbane hardware.

throughput optimization. The experimental results showed significant improvements in time utilization, achieving 2x and 3x better efficiency for 27-qubit and 127-qubit hardware, respectively. These findings highlight the potential of intra-device scheduling to maximize the performance of NISQ-era quantum computers, paving the way for more reliable and scalable quantum computing solutions in the future.

It is intuitive that if we increase the number of layouts allowed for further processing from 50% of top scores, then the utilization will be better where as the fidelity can be worse. This trade-off between number of layout vs fidelity will be studied experimentally as a future work. Moreover how the buffer distance affects the fidelity is also a work which is left for future studies.

## References

- [1] Peter W Shor. Algorithms for quantum computation: Discrete logarithms and factoring. In *Proceedings 35th annual symposium on foundations of computer science*, pages 124–134. Ieee, 1994.
- [2] L. K. Grover. A fast quantum mechanical algorithm for database search. In *Proceedings* of the Twenty-eighth Annual ACM Symposium on Theory of Computing, STOC '96, New York, NY, USA, 1996. ACM.
- [3] Youngseok Kim, Andrew Eddins, Sajant Anand, Ken Xuan Wei, Ewout Van Den Berg, Sami Rosenblatt, Hasan Nayfeh, Yantao Wu, Michael Zaletel, Kristan Temme, et al.

- Evidence for the utility of quantum computing before fault tolerance. *Nature*, 618(7965):500–505, 2023.
- [4] Andrew W. Cross, Lev S. Bishop, John A. Smolin, and Jay M. Gambetta. Open quantum assembly language. arXiv preprint arXiv:1707.03429, 2017.
- [5] Paul D Nation and Matthew Treinish. Suppressing quantum circuit errors due to system variability. *PRX Quantum*, 4(1):010327, 2023.
- [6] Gushu Li, Yufei Ding, and Yuan Xie. Tackling the qubit mapping problem for nisq-era quantum devices. In *Proceedings of the twenty-fourth international conference on architectural support for programming languages and operating systems*, pages 1001–1014, 2019.
- [7] Seyon Sivarajah, Silas Dilkes, Alexander Cowtan, Will Simmons, Alec Edgington, and Ross Duncan. t| ket>: a retargetable compiler for nisq devices. Quantum Science and Technology, 6(1):014003, 2020.
- [8] David Kremer, Victor Villar, Hanhee Paik, Ivan Duran, Ismael Faro, and Juan Cruz-Benito. Practical and efficient quantum circuit synthesis and transpiling with reinforcement learning. arXiv preprint arXiv:2405.13196, 2024.
- [9] Qiskit contributors. Qiskit: An open-source framework for quantum computing, 2023.
- [10] Prakash Murali, Jonathan M Baker, Ali Javadi-Abhari, Frederic T Chong, and Margaret Martonosi. Noise-adaptive compiler mappings for noisy intermediate-scale quantum computers. In Proceedings of the twenty-fourth international conference on architectural support for programming languages and operating systems, pages 1015–1029, 2019.
- [11] Robert Wille, Lukas Burgholzer, and Rolf Drechsler. Mapping quantum circuits to ibm qx architectures using the minimal number of swap and h operations. In *Proceedings of the 56th Annual Design Automation Conference 2019*, pages 1–6, 2019.
- [12] Ewout Van Den Berg, Zlatko K Minev, Abhinav Kandala, and Kristan Temme. Probabilistic error cancellation with sparse pauli–lindblad models on noisy quantum processors. *Nature Physics*, 19(8):1116–1121, 2023.

## A Proof of Theorem 1

**Theorem 6.** The overlap between the two layouts  $l_1$  and  $l_2$  can be determined by calculating the distance between the boundary qubits of these two layouts only.

By definition, if  $b \in l$  is a boundary qubit in layout l, then  $\exists q \notin l$  such that  $q \in neighbour(b)$ , and the overlap between two layouts is the minimum distance between any two qubits from the two layouts. Let  $B_l \subseteq l$  be the set of all boundary qubits in layout l. Therefore, a shortest path between some  $q_l \in l$ , but  $\notin B_l$  and  $q \notin l$  must contain some  $b \in B_l$ . Hence,  $d(b,q) < d(q_l,q)$ . Therefore, the overlap between two layouts can be determined by calculating the distance between the boundary qubits of these two layouts only.

## B Proof of Lemma 2

Algorithm 1 iterates through each qubit  $q \in l$  exactly once to determine whether  $q \in B_l$  where  $B_l$  denotes the set of boundary qubits of layout l. For this, the algorithm checks whether  $n_q \in l \,\forall \, n_q \in neighbour(q)$ . The time required for this is  $\mathcal{O}(d_q)$  where  $d_q$  denotes the degree of q. Majority of the current quantum devices conform to a planar graph architecture. Therefore, the degree of the qubits are bounded. Since  $d_q$  does not depend on the length of the layout, the overall time requirement to determine the boundary qubits of l is  $\mathcal{O}(|l|)$ .

## C Proof of Lemma 3

The algorithm 2 first checks for 0-overlap between  $l_i$  and  $l_j$ . This overlap can be determined in  $\mathcal{O}(\min\{|l_i|,|l_j|\})$ . When the two qubits are 0-overlapping, the algorithm determines the boundary qubits for both the layouts in  $\mathcal{O}(\max\{|l_i|,|l_j|\})$  if done in parallel. Let  $B_i \subseteq l_i$  and  $B_j \subseteq l_j$  denote the set of boundary qubits of  $l_i$  and  $l_j$  respectively, where  $|B_i| = k_i$  and  $|B_j| = k_j$ . Now, the algorithm checks for the distance between every  $b_i \in B_i$  and  $b_j \in B_j$  to determine the buffer b in  $\mathcal{O}(k_i \times k_j)$ .

Thus, the overall time complexity of the algorithm is  $\mathcal{O}(\max\{|l_i|,|l_j|\}+k_i\times k_j)$ , where  $\max\{|l_i|,|l_j|\}$  accounts for the time complexity of finding the boundaries of  $l_i$  and  $l_j$ , followed by the time  $k_i\times k_j$  required for the pairwise distance checking between boundary qubits of the two layouts.

## D Proof of Lemma 4

In order to construct the compatibility graph, the algorithm first generates the set of vertices, each of which is a (circuit, layout) pair, in  $\mathcal{O}(N.M)$  by iterating through each layout for each circuit. Next, for each pair of vertices, it calculates overlap between the two associated layouts  $l_1$  and  $l_j$  in time  $\mathcal{O}(\max\{|l_i|,|l_j|\}+k_i\times k_j)$  as per Algorithm 2 (see Lemma 1 for details of the notation) to generate the compatible edges. The time to calculate overlap is dominated by the length of the largest layout, say n. Since, there are  $\mathcal{O}(\binom{N.M}{2})$  possible pairs of vertices, the overall time requirement for generating the set of edges is  $\mathcal{O}(\binom{N.M}{2}\times n)$ . Finally, subtracting the weight of each edge from the maximum weight requires  $\mathcal{O}(\binom{N.M}{2})$ . Hence, the overall time required to generate the compatibility graph is  $\mathcal{O}(N.M) + \mathcal{O}(\binom{N.M}{2}\times n) + \mathcal{O}(\binom{N.M}{2}) = \mathcal{O}((N.M)^2\times n)$ .

## E Two necessary lemmata and their proofs

**Lemma 7.** If  $M = \sum_g M_g$ , where  $M_g \ge 0 \ \forall \ g$ , then  $M \log M \ge \sum_g M_g \log M_g$ 

*Proof*:

$$\begin{array}{rcl} M & = & \sum_g M_g \\ M \log M & = & \sum_g M_g \log \sum_g M_g \\ & = & M_1 \log \sum_g M_g + M_2 \sum_g M_g + \dots \\ & \geq & M_1 \log M_1 + M_2 \log M_2 + \dots \end{array}$$

where the final inequality follows since  $M_g \geq 0 \,\,\forall\, g$  and logarithm is a monotonically increasing function.

**Lemma 8.** If  $M = \sum_g M_g$  and  $N = \sum_g N_g$ , where  $M_g \ge 0$  and  $N_g \ge 0 \ \forall \ g$ , then  $N \cdot M \le \sum_g N_g \cdot M_g$ .

**Proof**:

$$\begin{aligned} N \cdot M &= & (\sum_{g} M_g) \cdot (\sum_{g} N_g) \\ &= & \sum_{g} M_g \cdot N_g + \sum_{g \neq h} M_g \cdot N_h \\ &\leq & \sum_{g} M_g \cdot N_g \end{aligned}$$

where the final inequality follows since  $M_g \geq 0$  and  $N_g \geq 0 \,\forall g$ .

## F Proof of Theorem 5

Let G = (V, E) be the compatibility graph. First, the algorithm identifies the connected components of the graph. This can be achieved using a Breadth-First-Search in  $\mathcal{O}(|V| + |E|)$  time. Let  $g = (V_g, E_g)$  denote a connected component. For each connected component, the algorithm first sorts the edges in  $\mathcal{O}(|E_g|\log|E_g|)$  time. Next, for each edge, the algorithm checks whether the two associated vertices are connected to all the vertices already present in the constructed clique. For each edge, this can be performed in  $\mathcal{O}(V_g)$ . Therefore, performing this check for all the edges requires  $\mathcal{O}(|V_g| \cdot |E_g|)$  time.

This exercise is repeated for all the connected components. Therefore, the overall time requires is  $\sum_g \mathcal{O}(|V_g| \cdot |E_g|) + \mathcal{O}(|E_g| \log |E_g|)$ . Now from Lemma 7 and Lemma 8:  $\sum_g \mathcal{O}(|V_g| \cdot |E_g|) + \mathcal{O}(|E_g| \log |E_g|) = \mathcal{O}(|V| \cdot |E|) + \mathcal{O}(|E| \log |E|)$ . Finally, the weight of the clique for each connected component can be calculated in  $\mathcal{O}(|E_g|)$ , thus requiring a total of  $\sum_g \mathcal{O}(|E_g|) = \mathcal{O}(|E|)$  for all the components.

Hence the time complexity of Algorithm 4 is

$$\mathcal{O}(|V| + |E|) + \mathcal{O}(|V| \cdot |E|) + \mathcal{O}(|E| \log |E|) + \mathcal{O}(|E|) = \mathcal{O}(|V| \cdot |E| + |E| \log |E|)$$