

Identification

High-level Synthesis

Evaluation

source
code

SCOP
analysis

ROCCC

FPGA
synthesis

area,
cr. path

window
parameters

datapath
HLS

HDL
simulation

#clk
cycles

I/O width

interface
HLS

developed
tools

SoA
tools

