# Single-Cycle MIPS Processor

Digital Design and Computer Architecture

David M Harris & Sarah L. Harris

#### HDL Example 7.1 SINGLE-CYCLE MIPS PROCESSOR

```
Verilog
module mips (input
                           clk, reset,
            output [31:0] pc.
            input [31:0] instr.
            output
                           memwrite.
            output [31:0] aluout, writedata,
            input [31:0] readdata);
  wire
             memtoreg, branch,
             alusro, regdst, regwrite, jump;
  wire [2:0] alucontrol:
  controller c(instr[31:26], instr[5:0], zero,
               memtoreg, memwrite, pcsrc,
               alusro, regdst, regwrite, jump,
               alucontrol);
  datapath dp(clk, reset, memtoreg, pcsrc,
             alusro, regdst, regwrite, jump,
             alucontrol,
             zero, pc, instr.
             aluout, writedata, readdata);
endmodu1e
```

```
VHDL
11brary IEEE; use IEEE.STD_LOGIC_1164.a11;
entity mips is -- single cycle MIPS processor
  port (clk, reset:
                         in STD_LOGIC;
                          out STD_LOGIC_VECTOR (31 downto 0);
       DC:
        instr:
                          1n STD_LOGIC_VECTOR(31 downto 0);
       memwrite:
                          out STD_LOGIC;
       aluout, writedata: out STD_LOGIC_VECTOR(31 downto 0);
       readdata:
                          1n STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of mips is
  component controller
    port (op, funct:
                            1n STD_LOGIC_VECTOR (5 downto 0);
         zero:
                            1n STD_LOGIC;
         memtoreg, memwrite: out STD_LOGIC;
         posno, alusno:
                            out STD_LOGIC;
         regdst, regwrite: out STD_LOGIC;
         jump:
                            out STD_LOGIC;
                            out STD_LOGIC_VECTOR(2 downto 0));
         alucontrol:
 end component:
 component datapath
   port (clk, reset:
                          in STD_LOGIC;
        memtoreg, pcsrc: 1n STD_LOGIC;
        alusro, regdst: in STD_LOGIC;
        regwrite, jump: in STD_LOGIC:
         alucontrol:
                          1n STD_LOGIC_VECTOR(2 downto 0);
                          out STD_LOGIC;
         zero:
         pc:
                          buffer STD_LOGIC_VECTOR(31 downto 0);
         instr:
                          1n STD_LOGIC_VECTOR(31 downto 0);
         aluout, writedata: buffer STD_LOGIC_VECTOR(31 downto 0);
                          1n STD_LOGIC_VECTOR(31 downto 0));
        readdata:
 end component:
 signal memtoreg, alusro, regdst, regwrite, jump, posro:
  STD_LOGIC;
 signal zero: STD_LOGIC:
 signal alucontrol: STD_LOGIC_VECTOR(2 downto 0);
begin
  cont: controller port map (instr (31 downto 26), instr
                            (5 downto 0), zero, memtoreg,
                            memwrite, posrc, alusro, regdst,
                            regwrite, jump, alucontrol);
  dp: datapath port map (clk, reset, memtoreg, pcsrc, alusrc,
                        regdst, regwrite, jump, alucontrol,
                        zero, pc, instr, aluout, writedata,
                        readdata):
end:
```

#### **HDL Example 7.2 CONTROLLER**

#### Verilog

```
module controller (input [5:0] op, funct,
                  Input
                               zero.
                  output
                               memtoreg, memwrite.
                  output
                            posro, alusro,
                            regdst, regwrite.
                  output
                  output
                             jump,
                  output [2:0] alucontrol);
  wire [1:0] aluop;
  will re-
            branch;
  maindec md (op, memtoreg, memwrite, branch,
             alusro, regdst, regwrite, jump,
             aluop);
  aludec ad (funct, aluop, alucontrol);
  assign posrc = branch & zero;
endmodule.
```

```
1fbrary IEEE; use IEEE.STD_LOGIC_1164.a11;
entity controller is -- single cycle control decoder
 port (op, funct:
                        1n STD_LOGIC_VECTOR(5 downto 0);
                        in STD_LOGIC:
       zero:
       memtoreg, memwrite: out STD_LOGIC;
       posno, alusno:
                         out STD_LOGIC;
       regdst, regwrite: out STD_LOGIC;
      jump:
                        out STD LOGIC:
      alucontrol:
                        out STD_LOGIC_VECTOR(2 downto 0));
end;
architecture struct of controller is
 component maindec
                         1n STD_LOGIC_VECTOR (5 downto 0);
  port (op:
       memtoreg, memwrite: out STD_LOGIC:
       branch, alusec: out STD_LOGIC;
       regdst, regwrite: out STD_LOGIC;
               out STD_LOGIC:
       fumo:
                        out STD_LOGIC_VECTOR (1 downto 0));
        aluop:
 end component:
 component aludec
  port (funct: 1n STD_LOGIC_VECTOR (5 downto 0);
        aluop:
                 1n STD_LOGIC_VECTOR(1 downto 0);
       alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
 end component:
 signal aluop: STD_LOGIC_VECTOR(1 downto 0);
 signal branch: STD_LOGIC;
begin.
 md: maindec port map (op, memtoreg, memwrite, branch,
                     alusro, regdst, regwrite, jump, aluop);
 ad: aludec port map (funct, aluop, alucontrol):
 posno <= branch and zero;
end;
```

#### **HDL Example 7.3 MAIN DECODER**

#### Verilog

```
module maindec(input [5:0] op.
                           memtoreg, memwrite.
             output
             output
                     branch, alusro,
                     regdst, regwrite,
             output
             output
                     jump,
             output [1:0] aluop);
 reg [8:0] controls:
 assign (regwrite, regdst, alusro,
        branch, memwrite.
        memtoreg, jump, aluop} = controls;
 always@(*)
  case(op)
    6'b0000000: controls <= 9'b1100000010; //Rtyp
    6'b100011: controls <= 9'b101001000: //LW
    6'b101011: controls <= 9'b001010000: //SW
    6'b000100: controls <= 9'b000100001: //BEO
    6'b001000: controls <= 9'b101000000; //ADDI
    6'b0000010: controls <= 9'b0000000100: //J
    default: controls <= 9'bxxxxxxxxxx: //???
  endcase
endmodule:
```

```
11brary IEEE; use IEEE.STD_LOGIC_1164.a11;
entity mainded is -- main control decoder
port (op:
                         in STD_LOGIC_VECTOR (5 downto 0);
      memtoreg, memwrite: out STD_LOGIC;
      branch, alusro: out STD_LOGIC;
      regdst, regwrite: out STD_LOGIC;
                       out STD_LOGIC:
      jump:
                        out STD LOGIC VECTOR (1 downto 0)):
      aluop:
end:
architecture behave of mainded is
signal controls: STD_LOGIC_VECTOR(8 downto 0):
begin.
process(op) begin
  case op 1s
    when "000000" => controls <= "110000010": -- Rtvp
    when "100011" => controls <= "101001000": -- LW
    when "101011" => controls <= "001010000"; -- SW
    when "000100" => controls <= "000100001": -- BEO
    when "001000" => controls <= "101000000": -- ADDI
    when "000010" => controls <= "000000100": -- J
    when others => controls <= "-----"; -- 111egal op
  end case:
 end process:
 regwrite <= controls(8):
 regdst <= controls(7);
alusrc <= controls(6):
branch <= controls(5):
memwrite <= controls(4):
memtoreg <= controls(3):
       <= controls(2):
 .fumo
aluop <= controls(1 downto 0);
end;
```

#### **HDL Example 7.4 ALU DECODER**

### Verilog

```
module aludec (input [5:0] funct.
              input [1:0] aluop,
              output reg [2:0] alucontrol);
always@(*)
case (aluop)
  2'b00: alucontrol <= 3'b010: // add
  2'b01: alucontrol <= 3'b110: // sub
  default: case(funct) // RTYPE
      6'b100000: alucontrol <= 3'b010: // ADD
      6'b100010: alucontrol <= 3'b110; // SUB
      6'b100100: alucontrol <= 3'b000: // AND
      6'b100101: alucontrol <= 3'b001: // OR
      6'b101010: alucontrol <= 3'b111: // SLT
      default: alucontrol <= 3'bxxx: // ???
    endcase.
  endcase.
endmodule.
```

```
11brary IEEE; use IEEE.STD_LOGIC_1164.a11;
entity aludec is -- ALU control decoder
 port(funct: 1n STD_LOGIC_VECTOR(5 downto 0);
       aluop: in STD_LOGIC_VECTOR(1 downto 0);
       alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
end:
architecture behave of aludec is
begin.
process (aluop, funct) begin
 case aluop 1s
    when "00" => alucontrol <= "010": -- add (for lb/sb/add1)
    when "01" => alucontrol <= "110"; -- sub (for beg)
    when others => case funct is -- R-type instructions
                       when "1000000" => alucontrol <=
                        "010": -- add
                       when "100010" => alucontrol <=
                        "110": -- sub
                       when "100100" => alucontrol <=
                        "000": -- and
                       when "100101" => alucontrol <=
                        "001": -- or
                       when "101010" => alucontrol <=
                         "1111": -- s1t
                       when others => alucontrol <=
                        "---": -- 77?
                   end case:
 end case:
end process;
end:
```

#### **HDL Example 7.5 DATAPATH**

#### Verilog

```
module datapath (input
                              clk, reset.
                input
                              memtoreg, posrc.
                input
                              alusro, regdst.
                input
                               regwrite, jump.
                       [2:0] alucontrol,
                input
                output
                               zero.
                output [31:0] pc.
                input
                       [31:0] instr.
                output [31:0] alwout, writedata.
                input [31:0] readdata);
 wire [4:0] writereg:
 wire [31:0] ponext, ponextbr, poplus4, pobranch;
 wire [31:0] signimm, signimmsh;
 wire [31:0] srca, srcb;
 wire [31:0] result:
 // next PC logic
  flopr #(32) pcreg(clk, reset, pcnext, pc);
 adder
              pcaddl (pc, 32'b100, pcplus4);
              immsh(signimm, signimmsh);
 512
  adder
              pcadd2(pcplus4, signimmsh, pcbranch);
 mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc,
                      pcnextbr):
 mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],
                    instr[25:0], 2'b00),
                    jump, pcnext);
 // register file logic
 regfile
           rf(clk, regwrite, instr[25:21],
                 instr[20:16], writereg,
                 result, srca, writedata);
  mux2 #(5) wrmux(instr[20:16], instr[15:11],
                    regdst, writereg);
 mux2 #(32) resmux(aluout, readdata,
                    memtoreg, result);
 signext
              se(instr[15:0], signimm);
 // ALU logic
 mux2 #(32) srcbmux(writedata, signimm, alusro,
                     srcb);
              alu(srca, srcb, alucontrol,
 alu
                  aluout, zero);
endmodule
```

#### VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all; use
IEEE.STD LOGIC ARITH.all:
entity datapath is -- MIPS datapath
  port(clk, reset:
                          in
                                 STD_LOGIC;
       memtoreg, posrc: in
                                 STD LOGIC:
                                 STD_LOGIC:
       alusro, regdst:
                                 STD LOGIC:
       regwrite, jump:
                         in
       alucontrol:
                                 STD LOGIC VECTOR (2 downto 0):
                                 STD_LOGIC:
       zero:
                          out
                          buffer STD_LOGIC_VECTOR (31 downto 0);
       instr:
                                 STD_LOGIC_VECTOR(31 downto 0);
       aluout, writedata: buffer STD_LOGIC_VECTOR(31 downto 0);
                                 STD LOGIC VECTOR(31 downto 0)):
end:
architecture struct of datapath is
  component alu
    port(a, b:
                     in STD LOGIC VECTOR(31 downto 0):
         alucontrol: in STD_LOGIC_VECTOR(2 downto 0);
         result:
                    buffer STD_LOGIC_VECTOR(31 downto 0);
         zero:
                    out STD_LOGIC):
  end component:
  component regfile
    port(clk:
                         in STD_LOGIC:
                         in STD_LOGIC;
         we3:
         ral, ra2, wa3: in STD LOGIC VECTOR (4 downto 0):
         wd3:
                         in STD LOGIC VECTOR (31 downto 0);
         rdl, rd2:
                         out STD_LOGIC_VECTOR (31 downto 0));
  end component:
  component adder
    port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
         y: out STD_LOGIC_VECTOR(31 downto 0));
  end component:
  component s12
    port(a: in STD_LOGIC_VECTOR(31 downto 0);
         y: out STD_LOGIC_VECTOR(31 downto 0));
  end component:
  component signext
    port(a: in STD_LOGIC_VECTOR(15 downto 0);
         y: out STD_LOGIC_VECTOR(31 downto 0));
  end component:
  component floor generic (width: integer);
    port(clk, reset: in STD_LOGIC:
         d:
                     in STD_LOGIC_VECTOR (width-1 downto 0);
                     out STD_LOGIC_VECTOR (width-1 downto 0)):
  end component:
```

#### Continuação do VHDL

```
component mux2 generic (width: integer);
    port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
         50
                 in STD LOGIC:
                 out STD LOGIC VECTOR (width-1 downto 0));
         y:
 end component:
signal writereg: STD_LOGIC_VECTOR(4 downto 0);
signal pojump, ponext, ponextbr,
        pcplus4, pcbranch: STD_LOGIC_VECTOR(31 downto 0);
signal signimm, signimmsh: STD_LOGIC_VECTOR(31 downto 0);
signal srca, srcb, result: STD_LOGIC_VECTOR(31 downto 0);
begin
  -- next PC logic
  pcjump <= pcplus4(31 downto 28) & instr(25 downto 0) & "00";</pre>
  pcreg: floor generic map(32) port map(clk, reset, pcnext, pc);
  pcaddl: adder port map(pc, X*00000004*, pcplus4);
  immsh: s12 port map(signimm, signimmsh):
  pcadd2: adder port map(pcplus4, signimmsh, pcbranch);
  pcbrmux: mux2 generic map(32) port map(pcplus4, pcbranch,
                                         posrc, ponextbr);
  pcmux: mux2 generic map(32) port map(pcnextbr, pcjump, jump,
                                       pcnext):
  -- register file logic
  rf: regfile port map(clk, regwrite, instr(25 downto 21),
                   instr(20 downto 16), writereg, result, srca.
                        writedata):
  wrmux: mux2 generic map(5) port map(instr(20 downto 16).
  instr(15 downto 11), regdst, writereg);
  resmux: mux2 generic map(32) port map(aluout, readdata,
                                        memtoreg, result);
  se: signext port map(instr(15 downto 0), signimm);
  -- ALU logic
  srcbmux: mux2 generic map (32) port map(writedata, signimm,
                                          alusrc, srcb):
  mainalu: alu port map(srca, srcb, alucontrol, aluout, zero);
end:
```

#### **HDL Example 7.6 REGISTER FILE**

#### Verilog

```
module regfile (input
                        c1k,
                             we3.
               1nput
               input [4:0] ral, ra2, wa3,
               input [31:0] wd3,
               output [31:0] rd1, rd2);
  reg [31:0] rf[31:0];
  // three ported register file
  // read two ports combinationally
  // write third port on rising edge of clock
  // register 0 hardwired to 0
  always @ (posedge clk)
   1f (we3) rf[wa3] <= wd3;</pre>
  assign rdl = (ral ! = 0) ? rf[ral] : 0:
  assign rd2 = (ra2 ! = 0) ? rf[ra2] : 0;
endmodule:
```

```
11brary IEEE; use IEEE.STD_LOGIC_1164.a11;
use IEEE.STD_LOGIC_UNSIGNED.all:
entity regfile is -- three-port register file
  port(clk:
               in STD_LOGIC:
                   in STD_LOGIC;
       we3:
       ral, ra2, wa3:1n STD_LOGIC_VECTOR(4 downto 0);
                   1n STD_LOGIC_VECTOR(31 downto 0);
       wd3:
       rd1, rd2:
                     out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
 type ramtype is array (31 downto 0) of STD_LOGIC_VECTOR (31
                        downto 0):
  signal mem: ramtype;
begin.
 -- three-ported register file
 -- read two ports combinationally
 -- write third port on rising edge of clock
 process(clk) begin
  if clk'event and clk = 'l' then
   1f we3 = '1' then mem(CONV_INTEGER(wa3)) <= wd3;</pre>
   end 1f;
  end 1f:
  end process;
  process (ral, ra2) begin
   1f(conv_integer(ral) = 0) then rd1 <= X*000000000;
       -- register 0 holds 0
    else rdl <= mem(CONV_INTEGER(ral));
    end 1f:
    1f(conv_integer(ra2) = 0) then rd2 <= X*000000000*;</pre>
    else rd2 <= mem(CONV_INTEGER(ra2));
    end if:
 end process;
end;
```

#### HDL Example 7.7 ADDER

# 

# VHDL 11brary IEEE; use IEEE.STD\_LOGIC\_1164.a11; use IEEE.STD\_LOGIC\_UNSIGNED.a11; ent1ty adder 1s - adder port(a, b: 1n STD\_LOGIC\_VECTOR(31 downto 0); y: out STD\_LOGIC\_VECTOR(31 downto 0)); end; architecture behave of adder 1s

#### HDL Example 7.8 LEFT SHIFT (MULTIPLY BY 4)

## 

#### VHDL

begin

end;

y <= a + b;

```
11brary IEEE; use IEEE.STD_LOGIC_1164.all;
entity s12 is -- shift left by 2
  port (a: in STD_LOGIC_VECTOR (31 downto 0);
      y: out STD_LOGIC_VECTOR (31 downto 0));
end;

architecture behave of s12 is
begin
  y <= a(29 downto 0) & "00";
end;</pre>
```

#### **HDL Example 7.9 SIGN EXTENSION**

```
        Verilog
        VHDL

        module signext (input [15:0] a, output [31:0] y);
        library IEEE; use IEEE.STD_LOGIC_l164.all; entity signext is -- sign extender port(a: in STD_LOGIC_VECTOR (15 downto 0); y: out STD_LOGIC_VECTOR (31 downto 0)); end;

        endmodule
        architecture behave of signext is begin y <= X*0000* & a when a (15) = '0' else X*ffff* & a; end;</td>
```

#### HDL Example 7.10 RESETTABLE FLIP-FLOP

```
11brary IEEE; use IEEE.STD_LOGIC_1164.a11; use
IEEE.STD_LOGIC_ARITH.a11;
entity flopr is -- flip-flop with synchronous reset
 generic (width: integer);
 port(clk, reset: in STD_LOGIC;
       d: in STD_LOGIC_VECTOR(width-1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       Q:
end;
architecture asynchronous of flopr is
begin.
 process (clk, reset) begin
  1f reset = '1' then q <= CONV_STD_LOGIC_VECTOR(0, width);</pre>
    elsif clk'event and clk = 'l' then
     q \ll d:
    end if:
  end process;
end;
```

#### **HDL Example 7.11 2:1 MULTIPLEXER**

#### Verilog

```
11brary IEEE; use IEEE.STD_LOGIC_1164.a11;
entity mux2 is -- two-input multiplexer
  generic (width: integer);
  port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
        s: in STD_LOGIC;
        y: out STD_LOGIC_VECTOR(width-1 downto 0));
end;

architecture behave of mux2 is
begin
  y <= d0 when s = "0" else d1;
end;</pre>
```

```
# mipstest.asm
# David Harris@hmc.edu 9 November 2005
# Test the MIPS processor.
# add, sub, and, or, slt, add1, lw, sw, beg, j

# If successful, it should write the value 7 to address 84

#
             Assembly |
                                        Description
                                                                      Address
                                                                                   Machine:
main:
              add1 $2, $0, 5
                                        # 1n1t1a11ze $2 = 5
                                                                                   20020005
                                                                                                                    20020005
                                                                      0
                                        # initialize $3 = 12
              add1 $3, $0, 12
                                                                                   2003000c
                                                                                                                    2003000c
              add1 $7, $3, -9
                                        # 1n1t1a11ze $7 = 3
                                                                                   2067fff7
                                                                                                                    2067fff7
                   $4, $7, $2
                                         # $4 <= 3 \text{ or } 5 = 7
                                                                                   00e22025
                                                                                                                    00e22025
              and $5, $3, $4
                                        # $5 <= 12 and 7 = 4
                                                                                   00642824
                                                                                                                    00642824
              add $5, $5, $4
                                        \# $5 = 4 + 7 = 11
                                                                      14
                                                                                   00a42820
                                                                                                                    00a42820
              bed $5, $7, end
                                        # shouldn't be taken
                                                                      18
                                                                                   10a7000a
                                                                                                                    10a7000a
              s1t $4, $3, $4
                                        \# $4 = 12 < 7 = 0
                                                                                                                    0064202a
                                                                      10
                                                                                   0064202a
              beg $4, $0, around

# should be taken

                                                                      20
                                                                                   10800001
                                                                                                                    10800001
                                        # shouldn't happen
              add1 $5, $0, 0
                                                                      24
                                                                                   20050000
                                                                                                                    20050000
              s1t $4, $7, $2
                                        \# $4 = 3 < 5 = 1
                                                                      28
                                                                                   00e2202a
                                                                                                                    00e2202a
around:
              add $7, $4, $5
                                        \# $7 = 1 + 11 = 12
                                                                      20
                                                                                   00853820
                                                                                                                    00853820
              sub $7, $7, $2
                                        \# $7 = 12 - 5 = 7
                                                                      30
                                                                                   00e23822
                                                                                                                    00e23822
                   $7, 68($3)
                                        \# [801 = 7]
                                                                      34
                                                                                   ac670044
                                                                                                                    ac670044
                                        \# $2 = [801 = 7]
                 $2, 80($0)
                                                                      38
                                                                                   8c020050
                                                                                                                    8c020050
                   end
                                        # should be taken
                                                                      30
                                                                                   08000011
                                                                                                                    08000011
              add1 $2, $0, 1
                                        # shouldn't happen
                                                                      40
                                                                                   20020001
                                                                                                                    20020001
                                         # write adr 84 = 7
                  $2, 84($0)
                                                                      44
end:
                                                                                   ac020054
                                                                                                                    ac020054
```

Figure 7.60 Assembly and machine code for MIPS test program

Figure 7.61 Contents of memfile.dat

#### HDL Example 7.12 MIPS TESTBENCH

```
Verilog
module testbench();
  reg
          c1k;
          reset:
  reg
  wire [31:0] writedata, dataadr;
  wire.
              memwrite:
  // instantiate device to be tested
  top dut (clk, reset, writedata, dataadr, memwrite);
  // initialize test
  initial
    beg1n
      reset <= 1; # 22; reset <= 0;
    end
  // generate clock to sequence tests
  always
    beg1n
     c1k <= 1; # 5; c1k <= 0; # 5;
    end
  // check results
  always @ (negedge clk)
    beg1n
     1f (memwrite) begin
       1f (dataadr === 84 & writedata === 7) begin
         $d1splay ("S1mulation succeeded");
         $stop;
       end else if (dataadr !== 80) begin
         $d1splay ("S1mulat1on fa1led");
         $stop;
       end
     end
   end
endmodu1e
```

```
11brary IEEE;
use IEEE.STD_LOGIC_1164.a11; use IEEE.STD_LOGIC_UNSIGNED.a11;
entity testbench is
end:
architecture test of testbench is
  component top
    port(clk, reset:
                            1n STD_LOGIC;
         writedata, dataadr: out STD_LOGIC_VECTOR(31 downto 0);
         memwrite:
                            out STD_LOGIC);
  end component:
  signal writedata, dataadr: STD_LOGIC_VECTOR(31 downto 0);
  signal clk, reset, memwrite: STD_LOGIC;
beg1n
  — instantiate device to be tested
  dut: top port map(clk, reset, writedata, dataadr, memwrite);
  — Generate clock with 10 ns period
  process begin
    c1k \le '1';
    wait for 5 ns;
    c1k <= '0':
    wait for 5 ns:
  end process;

    Generate reset for first two clock cycles

  process begin
    reset <= '1';
    wait for 22 ns;
    reset <= '0';
    wait:
  end process;
  — check that 7 gets written to address 84
  —— at end of program
  process (c1k) begin
    if (clk'event and clk = '0' and memwrite = '1') then
     1f (conv_integer(dataadr) = 84 and conv_integer
         (writedata) = 7) then
        report "Simulation succeeded";
      elsif (dataadr /= 80) then
        report "Simulation failed";
      end 1f;
    end 1f;
  end process;
end;
```

#### HDL Example 7.13 MIPS TOP-LEVEL MODULE

#### Verilog

```
module top (input clk, reset, output [31:0] writedata, dataadr, output memwrite);

wire [31:0] pc, instr, readdata;

// instantiate processor and memories
mips mips (clk, reset, pc, instr, memwrite, dataadr, writedata, readdata);
imem imem (pc[7:2], instr);
dmem dmem (clk, memwrite, dataadr, writedata, readdata);
endmodule
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_UNSIGNED.all;
entity top is -- top-level design for testing
  writedata, dataadr: buffer STD_LOGIC_VECTOR (31 downto
                                                  0);
       memwrite:
                           buffer STD LOGIC):
end;
architecture test of top is
  component mips
    port (clk, reset:
                         in STD_LOGIC:
                           out STD_LOGIC_VECTOR (31 downto 0);
         DC:
                          1n STD_LOGIC_VECTOR(31 downto 0);
         instr:
                           out STD_LOGIC:
         memwrite:
         aluout, writedata; out STD LOGIC VECTOR (31 downto 0):
         readdata:
                           1n STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component 1mem
    port (a: in STD_LOGIC_VECTOR (5 downto 0)
         rd: out STD_LOGIC_VECTOR(31 downto 0));
  end component:
  component dmem
    port (clk, we: in STD_LOGIC;
         a. wd: 1n STD LOGIC VECTOR (31 downto 0):
                  out STD_LOGIC_VECTOR(31 downto 0));
         rd:
  end component:
  signal pc, instr,
        readdata: STD_LOGIC_VECTOR (31 downto 0);
begin.
 —— instantiate processor and memories
  mipsl: mips port map(clk, reset, pc, instr, memwrite,
                      dataadr, writedata, readdata);
  imeml: imem port map(pc (7 downto 2), instr);
  dmeml: dmem port map (clk, memwrite, dataadr, writedata,
                      readdata):
end;
```

#### HDL Example 7.14 MIPS DATA MEMORY

```
module dmem (input clk, we.
            input [31:0] a, wd,
            output [31:0] rd);
  reg [31:0] RAM[63:0];
  assign rd = RAM[a[31:2]]; // word aligned
  always @ (posedge clk)
   1f (we)
     RAM[a[31:2]] \le wd;
endmodule:
```

```
library IEEE:
use IEEE.STD LOGIC 1164.all: use STD.TEXTIO.all:
use IEEE.STD_LOGIC_UNSIGNED.all; use IEEE.STD_LOGIC_ARITH.all;
entity dmem is -- data memory
port(clk, we: in STD_LOGIC;
      a, wd: in STD_LOGIC_VECTOR(31 downto 0);
               out STD_LOGIC_VECTOR(31 downto 0));
end:
architecture behave of dmem is
begin
  process is
    type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR
                          (31 downto 0):
    variable mem: ramtype:
  begin.
    -- read or write memory
    1000
      if clk'event and clk = 'l' then
          1f (we = '1') then mem (CONV_INTEGER (a(7 downto
                                                 2))): = wd:
          end 1f:
      end 1f:
      rd <= mem (CONV_INTEGER (a (7 downto 2)));
      wait on clk. a:
    end loop;
  end process;
end:
```

#### **HDL Example 7.15 MIPS INSTRUCTION MEMORY**

#### Verilog

```
module imem (input [5:0] a,
           output [31:0] rd);
 reg[31:0] RAM[63:0];
  initial
    begin
      $readmemh ("memfile.dat",RAM);
    end
 assign rd = RAM[a]; // word aligned
endmodule
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.STD_LOGIC_UNSIGNED.all; use IEEE.STD_LOGIC_ARITH.all;
entity imem is -- instruction memory
  port (a: in STD_LOGIC_VECTOR (5 downto 0);
       rd: out STD_LOGIC_VECTOR (31 downto 0));
end;
architecture behave of imem is
begin
  process is
    file mem_file: TEXT;
    variable L: line:
    variable ch: character;
    variable index, result: integer;
    type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR
                          (31 downto 0);
    variable mem: ramtype;
    -- initialize memory from file
    for i in 0 to 63 loop - set all contents low
      mem (conv_integer(i)) := CONV_STD_LOGIC_VECTOR(0, 32);
    end loop;
    index := 0;
    FILE_OPEN (mem_file, "C:/mips/memfile.dat", READ_MODE);
    while not endfile(mem_file) loop
      readline (mem_file, L);
      result := 0;
      for i in 1 to 8 loop
        read (L. ch):
        if '0' <= ch and ch <= '9' then
            result := result*16 + character'pos(ch) -
                       character'pos('0');
        elsif 'a' <= ch and ch <= 'f' then
          result := result*16 + character'pos(ch) -
                    character'pos('a') + 10;
        else report "Format error on line" & integer'image
             (index) severity error;
        end if;
      end loop;
      mem (index) := CONV_STD_LOGIC_VECTOR (result, 32);
      index := index + 1;
    end loop;
    -- read memory
    100p
      rd <= mem(CONV_INTEGER(a));</pre>
      wait on a:
    end loop;
  end process;
end;
```