## PIC 16F887 40-PIN

### High-Performance RISC CPU

- · Only 35 Instructions to Learn:
  - All single-cycle instructions except branches
- Operating Speed:
  - DC 20 MHz oscillator/clock input
- DC 200 ns instruction cycle
- Interrupt Capability
- · 8-Level Deep Hardware Stack
- · Direct, Indirect and Relative Addressing modes

### Special Microcontroller Features

- · Precision Internal Oscillator:
- Factory calibrated to ±1%
- Software selectable frequency range of 8 MHz to 31 kHz
- Software tunable
- Two-Speed Start-up mode
- Crystal fail detect for critical applications
- Clock mode switching during operation for power savings
- · Power-Saving Sleep mode
- Wide Operating Voltage Range (2.0V-5.5V)
- Industrial and Extended Temperature Range
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with Software Control Option
- Enhanced Low-Current Watchdog Timer (WDT) with On-Chip Oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
- · Multiplexed Master Clear with Pull-up/Input Pin
- · Programmable Code Protection
- · High Endurance Flash/EEPROM Cell:
  - 100,000 write Flash endurance
  - 1,000,000 write EEPROM endurance
  - Flash/Data EEPROM retention: > 40 years
- · Program Memory Read/Write during run time
- In-Circuit Debugger (on board)

### Low-Power Features

- Standby Current:
  - 50 nA @ 2.0V, typical
- Operating Current:
  - 11 μA @ 32 kHz, 2.0V, typical
- 220 μA @ 4 MHz, 2.0V, typical
- · Watchdog Timer Current:
  - 1 μA @ 2.0V, typical

### **Peripheral Features**

- 24/35 I/O Pins with Individual Direction Control:
  - High current source/sink for direct LED drive
  - Interrupt-on-Change pin
  - Individually programmable weak pull-ups
  - Ultra Low-Power Wake-up (ULPWU)
- · Analog Comparator Module with:
  - Two analog comparators
  - Programmable on-chip voltage reference (CVREF) module (% of VDD)
  - Fixed Voltage Reference (0.6V)
  - Comparator inputs and outputs externally accessible
  - SR Latch mode
  - External Timer1 Gate (count enable)
- · A/D Converter:
- 10-bit resolution and 11/14 channels
- Timer0: 8-bit Timer/Counter with 8-bit Programmable Prescaler
- · Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
  - Dedicated low-power 32 kHz oscillator
- Timer2: 8-bit Timer/Counter with 8-bit Period Register, Prescaler and Postscaler
- · Enhanced Capture, Compare, PWM+ Module:
  - 16-bit Capture, max. resolution 12.5 ns
- Compare, max. resolution 200 ns
- 10-bit PWM with 1, 2 or 4 output channels, programmable "dead time", max. frequency 20 kHz
- PWM output steering control
- · Capture, Compare, PWM Module:
  - 16-bit Capture, max, resolution 12.5 ns
  - 16-bit Compare, max. resolution 200 ns
  - 10-bit PWM, max. frequency 20 kHz
- · Enhanced USART Module:
  - Supports RS-485, RS-232, and LIN 2.0
  - Auto-Baud Detect
  - Auto-Wake-Up on Start bit
- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- Master Synchronous Serial Port (MSSP) Module supporting 3-wire SPI (all 4 modes) and I<sup>2</sup>C™ Master and Slave Modes with I<sup>2</sup>C Address Mask

Device	Program Memory	Data Memory		1/0	10-bit A/D	ECCP/	EUSART	MSSP	Comparators	Timers	
	Flash (words)	SRAM (bytes)	EEPROM (bytes)	1/0	(ch)	ССР	EUSARI	WISSP	Comparators	8/16-bit	
PIC16F882	2048	128	128	28	11	1/1	1	1	2	2/1	
PIC16F883	4096	256	256	24	11	1/1	1	1	2	2/1	
PIC16F884	4096	256	256	35	14	1/1	1	1	2	2/1	
PIC16F886	8192	368	256	24	11	1/1	1	1	2	2/1	
PIC16F887	8192	368	256	35	14	1/1	1	1	2	2/1	

Pin Diagrams - PIC16F884/887, 40-Pin PDIP




TABLE 3: PIC16F884/887 40-PIN SUMMARY (PDIP)

						,				
I/O	Pin	Analog	Comparators	Timers	ECCP	EUSART	MSSP	Interrupt	Pull-up	Basic
RA0	2	AN0/ULPWU	C12IN0-	_	_	_	_	_	_	_
RA1	3	AN1	C12IN1-	_	_	_	_	_	_	_
RA2	4	AN2	C2IN+	_	_	_	_	_	_	VREF-/CVREF
RA3	5	AN3	C1IN+	_	_	_	_	_	_	VREF+
RA4	6	_	C10UT	T0CKI	_	_	_	_	_	_
RA5	7	AN4	C2OUT	_	_	_	SS	_	_	_
RA6	14	_	_	_	_	_	_	_	_	OSC2/CLKOUT
RA7	13	_	_	_	_	_	_	_	_	OSC1/CLKIN
RB0	33	AN12	_	_	_	_	_	IOC/INT	Y	_
RB1	34	AN10	C12IN3-	_	_	_	_	IOC	Y	_
RB2	35	AN8	_	-	_	_	_	IOC	Y	_
RB3	36	AN9	C12IN2-	_	_	_	_	IOC	Y	PGM
RB4	37	AN11	_	_	_	_	_	IOC	Υ	_
RB5	38	AN13	_	T1G	_	_	_	IOC	Y	_
RB6	39	_	_	_	_	_	_	IOC	Y	ICSPCLK
RB7	40	_	_		_	_	_	IOC	Y	ICSPDAT
RC0	15	_	_	T10SO/T1CKI	_	_	_	_	_	_
RC1	16	_	_	T1OSI	CCP2	_	_	_	_	_
RC2	17	_	_	_	CCP1/P1A	_	_	_	_	_
RC3	18	_	_	_	_	_	SCK/SCL	_	_	_
RC4	23	_	_	-	_	_	SDI/SDA	_	_	_
RC5	24	_	_	_	_	_	SDO	_	_	_
RC6	25	_	_	_	_	TX/CK	_	_	_	_
RC7	26	_	_	_	_	RX/DT	_	_	_	_
RD0	19	_	_	-	_	_	_	_	_	_
RD1	20	_	_	ı	_	_	_	_	-	_
RD2	21	_	_	-	_	_	_	_	-	_
RD3	22	_	_	-	_	_	_	_		_
RD4	27	_	_	-	_	_	_	_	_	_
RD5	28	_	_	-	P1B	_	_	_	_	_
RD6	29	_	_	-	P1C	_	_	_	-	_
RD7	30	_	_	ı	P1D	_	_	_	-	_
RE0	8	AN5	_	_	_	_	_	_	_	_
RE1	9	AN6	_	_	_	_	_	_		_
RE2	10	AN7	_	_	_	_	_	_	_	_
RE3	1	_	_	-	_	_	_	_	Y <sup>(1)</sup>	MCLR/VPP
_	11	_	_	_	_	_	_	_	_	VDD
_	32	_	_	ı	_	_	_	_	_	VDD
_	12	_	_	-	_	_	_	_	-	Vss
_	31	_	_	_	_	_	_	_	_	Vss

Note 1: Pull-up activated only with external MCLR configuration.

FIGURE 1-2: PIC16F884/PIC16F887 BLOCK DIAGRAM Configuration 13 X RAN Data Bus RA1 Program Counter RA2 Flash RA3 4K(1)/8K X 14 Program RAM RA5 Memory 8-Level Stack 256<sup>(1)</sup>/368 Bytes RA6 (13-Bit) File X RA7 Registers PORTB Program 14 RAM Addr Йg RBO Bus ⊠ RB1 Addr MUX RR2 Instruction Reg RB3 Indirect Direct Addr RR4 8 Addr RB5 RB6 FSR Reg PORTC STATUS Reg 8 X RC1 RC2 RC3 MUX Power-up RC4 Timer RC5 RC6 Instruction Oscillator RC7  $\Rightarrow$ Decode & Start-up Timer ALU Control PORTD Power-on OSC1/CLKIN RD0 RD1 RD2 Reset  $\times$ Timing Watchdog W Reg Generation  $\times$ Timer RD3
RD4
RD5
RD6 CCP2 Brown-out OSC2/CLKOUT  $\times$ Reset Internal RD7 Oscillator Block  $\times$ × X CCP2 PORTE MCLR Vpp Vss RE0 RE1 RE2 RE3 In-Circuit Debugger (ICD) T10SI X Timer1 32 kHz CCP1/P1A SCK/SCL SS T1080 🔀 Oscillator SDI/SDA TXICK RX/DT P1B T1G T1CKI TOCKL  $\boxtimes$  $\boxtimes$ X  $\times$  $\times$  $\boxtimes \boxtimes \boxtimes \boxtimes$  $\times \times \times$  $\times$ Master Synchronous **ECCP** Timer0 Timer1 Timer2 EUSART Serial Port (MSSP) VREF+X-Analog-To-Digital Converter 2 Analog Comparators **EEDATA** (ADC) and Reference CVREF 256 Bytes Data **EEPROM** CTZIND-CTZINT-CTZINZ-CTZINZ-CTZINZ-CTOUT CZIN+ CZIN+ EEADDR Note 1: PIC16F884 only.

TABLE 1-2: PIC16F884/887 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description					
RA0/AN0/ULPWU/C12IN0-	RA0	TTL	CMOS	General purpose I/O.					
	AN0	AN	_	A/D Channel 0 input.					
	ULPWU	AN	_	Ultra Low-Power Wake-up input.					
	C12IN0-	AN	_	Comparator C1 or C2 negative input.					
RA1/AN1/C12IN1-	RA1	TTL	CMOS	General purpose I/O.					
	AN1	AN	_	A/D Channel 1 input.					
	C12IN1-	AN	_	Comparator C1 or C2 negative input.					
RA2/AN2/VREF-/CVREF/C2IN+	RA2	TTL	CMOS	General purpose I/O.					
	AN2	AN	_	A/D Channel 2.					
	VREF-	AN	_	A/D Negative Voltage Reference input.					
	CVREF	_	AN	Comparator Voltage Reference output.					
	C2IN+	AN	_	Comparator C2 positive input.					
RA3/AN3/VREF+/C1IN+	RA3	TTL	CMOS	General purpose I/O.					
	AN3	AN	_	A/D Channel 3.					
	VREF+	AN	_	A/D Positive Voltage Reference input.					
	C1IN+	AN	_	Comparator C1 positive input.					
RA4/T0CKI/C1OUT	RA4	TTL	CMOS	General purpose I/O.					
	T0CKI	ST	_	Timer0 clock input.					
	C10UT	_	CMOS	Comparator C1 output.					
RA5/AN4/SS/C2OUT	RA5	TTL	CMOS	General purpose I/O.					
	AN4	AN	_	A/D Channel 4.					
	SS	ST	_	Slave Select input.					
	C2OUT	_	CMOS	Comparator C2 output.					
RA6/OSC2/CLKOUT	RA6	TTL	CMOS	General purpose I/O.					
	OSC2	_	XTAL	Crystal/Resonator.					
	CLKOUT	_	CMOS	Fosc/4 output.					
RA7/OSC1/CLKIN	RA7	TTL	CMOS	General purpose I/O.					
	OSC1	XTAL	_	Crystal/Resonator.					
	CLKIN	ST	_	External clock input/RC oscillator connection.					
RB0/AN12/INT	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.					
	AN12	AN	_	A/D Channel 12.					
	INT	ST	_	External interrupt.					
RB1/AN10/C12IN3-	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.					
	AN10	AN	_	A/D Channel 10.					
	C12IN3-	AN	_	Comparator C1 or C2 negative input.					
RB2/AN8	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.					
	AN8	AN	_	A/D Channel 8.					
RB3/AN9/PGM/C12IN2-	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.					
	AN9	AN	_	A/D Channel 9.					
	PGM	ST	_	Low-voltage ICSP™ Programming enable pin.					
	C12IN2-	AN	_	Comparator C1 or C2 negative input.					

Legend: AN = Analog input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels HV = High Voltage XTAL = Crystal

TABLE 1-2: PIC16F884/887 PINOUT DESCRIPTION (CONTINUED)

RB4/AN11		Type	Type	Description
	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN11	AN	_	A/D Channel 11.
RB5/AN13/T1G	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN13	AN	_	A/D Channel 13.
	T1G	ST	_	Timer1 Gate input.
RB6/ICSPCLK	RB6	ΠL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPCLK	ST	_	Serial Programming Clock.
RB7/ICSPDAT	RB7	Ľ	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPDAT	ST	TTL	ICSP™ Data I/O.
RC0/T1OSO/T1CKI	RC0	ST	CMOS	General purpose I/O.
	T1OSO	_	XTAL	Timer1 oscillator output.
	T1CKI	ST	_	Timer1 clock input.
RC1/T1OSI/CCP2	RC1	ST	CMOS	General purpose I/O.
	T10SI	XTAL	_	Timer1 oscillator input.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
RC2/P1A/CCP1	RC2	ST	CMOS	General purpose I/O.
	P1A	ST	CMOS	PWM output.
	CCP1	_	CMOS	Capture/Compare/PWM1.
RC3/SCK/SCL	RC3	ST	CMOS	General purpose I/O.
	SCK	ST	CMOS	SPI clock.
	SCL	ST	OD	I <sup>2</sup> C™ clock.
RC4/SDI/SDA	RC4	ST	CMOS	General purpose I/O.
	SDI	ST	_	SPI data input.
	SDA	ST	OD	I <sup>2</sup> C data input/output.
RC5/SDO	RC5	ST	CMOS	General purpose I/O.
	SDO	_	CMOS	SPI data output.
RC6/TX/CK	RC6	ST	CMOS	General purpose I/O.
	TX	_	CMOS	EUSART asynchronous transmit.
	СК	ST	CMOS	EUSART synchronous clock.
RC7/RX/DT	RC7	ST	CMOS	General purpose I/O.
	RX	ST	_	EUSART asynchronous input.
	DT	ST	CMOS	EUSART synchronous data.
RD0	RD0	TTL	CMOS	General purpose I/O.
RD1	RD1	TTL	CMOS	General purpose I/O.
RD2	RD2	TTL	CMOS	General purpose I/O.
RD3	RD3	TTL	CMOS	General purpose I/O.
RD4	RD4	TTL	CMOS	General purpose I/O.
RD5/P1B	RD5	TTL	CMOS	General purpose I/O.
	P1B	_	CMOS	
RD6/P1C	RD6	TTL	CMOS	General purpose I/O.
	P1C	_	CMOS	PWM output.

TABLE 1-2: PIC16F884/887 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description				
RD7/P1D	RD7	TTL	CMOS	General purpose I/O.				
	P1D	AN	_	PWM output.				
RE0/AN5	RE0	TTL	CMOS	General purpose I/O.				
	AN5	AN	-	A/D Channel 5.				
RE1/AN6	RE1	ST	CMOS	General purpose I/O.				
	AN6	AN	-	A/D Channel 6.				
RE2/AN7	RE2	TTL	CMOS	General purpose I/O.				
440	AN7	AN	1-1	A/D Channel 7.				
RE3/MCLR/VPP	RE3	TTL	_	General purpose input.				
	MCLR	ST	_	Master Clear with internal pull-up.				
	VPP	HV	_	Programming voltage.				
Vss	Vss	Power	_	Ground reference.				
Voo	VDD	Power	-	Positive supply.				

Legend: AN = Analog input or output TTL = TTL compatible input

CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
XTAL = Crystal

OD = Open Drain

HV = High Voltage

FIGURE 2-6: PIC16F886/PIC16F887 SPECIAL FUNCTION REGISTERS

IGURE 2-0:		F000/PIC 10F00/		ET ONOTION IX			
	File		File		File		File
	Address		Address		Address		Address
Indirect addr. (1)	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	WDTCON	105h	SRCON	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	CM1CON0	107h	BAUDCTL	187h
PORTD <sup>(2)</sup>	08h	TRISD(2)	88h	CM2CON0	108h	ANSEL	188h
PORTE	09h	TRISE	89h	CM2CON1	109h	ANSELH	189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2 <sup>(1)</sup>	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved	18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved	18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h	WPUB	95h		115h		195h
CCPR1H	16h	IOCB	96h	General	116h	General	196h
CCP1CON	17h	VRCON	97h	Purpose	117h	Purpose	197h
RCSTA	18h	TXSTA	98h	Registers	118h	Registers	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah	SPBRGH	9Ah	,	11Ah	,	19Ah
CCPR2L	1Bh	PWM1CON	9Bh		11Bh		19Bh
CCPR2H	1Ch	ECCPAS	9Ch		11Ch		19Ch
CCP2CON	1Dh	PSTRCON	9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General		General	
General	3Fh	Purpose Registers		Purpose		Purpose	
Purpose	40h	. rogistors		Registers		Registers	
Registers		80 Bytes		80 Bytes		80 Bytes	
96 Bytes	6Fh		EFh	00 2/102	16Fh	55 27,125	1EFh
00 27.00	70h	accesses	F0h	accesses	170h	accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0		Bank 1		Bank 2		Bank 3	

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

<sup>2:</sup> PIC16F887 only.

# 4.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

### 4.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 4-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:


- Selectable system clock source between external or internal via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.

The oscillator module can be configured in one of eight clock modes.

- EC External clock with I/O on OSC2/CLKOUT.
- LP 32 kHz Low-Power Crystal mode.
- XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- HS High Gain Crystal or Ceramic Resonator mode.
- RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.

Clock Source modes are configured by the FOSC<2:0> bits in the Configuration Word Register 1 (CONFIG1). The internal clock can be generated from two internal oscillators. The HFINTOSC is a calibrated high-frequency oscillator. The LFINTOSC is an uncalibrated low-frequency oscillator.

FIGURE 4-1: SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM



# B.1 PIC16F87X to PIC16F88X

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F87X	PIC16F88X
Max Operating Speed	20 MHz	20 MHz
Max Program Memory (Words)	8192	8192
SRAM (bytes)	368	368
A/D Resolution	10-bit	10-bit
Data EEPROM (Bytes)	256	256
Timers (8/16-bit)	2/1	2/1
Oscillator Modes	4	8
Brown-out Reset	Y	Y (2.1V/4V)
Software Control Option of WDT/BOR	N	Y
Internal Pull-ups	RB<7:4>	RB<7:0>, MCLR
Interrupt-on-change	RB<7:4>	RB<7:0>
Comparator	2	2
References	CVREF	CVREF and VP6
ECCP/CCP	0/2	1/1
Ultra Low-Power Wake-Up	N	Y
Extended WDT	N	Y
INTOSC Frequencies	N	32 kHz-8 MHz
Clock Switching	N	Y
MSSP	Standard	w/Slave Address Mask
USART	AUSART	EUSART
ADC Channels	8	14

TABLE 2-1: PIC16F882/883/884/886/887 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	0							10			
00h	INDF	Addressing	this location	uses conten	ts of FSR to	address data	memory (no	t a physical r	egister)	xxxx xxxx	XXXX XXXX
01h	TMR0	Timer0 Mo	dule Register				1111		3	XXXX XXXX	טטטט טטטט
02h	PCL	Program C	ounter's (PC	Least Signi	ficant Byte					0000 0000	0000 0000
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu(8
04h	FSR	Indirect Da	ta Memory A	ddress Point	er	3 3		A 10		XXXX XXXX	טטטט טטטט
05h	PORTA <sup>(3)</sup>	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX	0000 0000
06h	PORTB <sup>(3)</sup>	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	0000 0000
07h	PORTC(3)	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	0000 0000
08h	PORTD(3,4)	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	0000 0000
09h	PORTE <sup>(3)</sup>	-	-	-	-	RE3	RE2 <sup>(4)</sup>	RE1 <sup>(4)</sup>	RE0 <sup>(4)</sup>	хххх	0000
0Ah	PCLATH	_	_	_	Write Buffer	for upper 5	bits of Progra	m Counter		0 0000	0 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF <sup>(1)</sup>	0000 000x	0000 0000
0Ch	PIR1	-	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	0000 0000
0Dh	PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	ULPWUIF	_	CCP2IF	0000 00-0	0000 0000
0Eh	TMR1L	Holding Re	gister for the	Least Signif	icant Byte of	the 16-bit TM	R1 Register			XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding Re	egister for the	Most Signific	cant Byte of t	he 16-bit TM	R1 Register	130 - 5	50 8	XXXX XXXX	טטטט טטטט
10h	T1CON	TIGINV	TMR1GE	T1CKPS1	T1CKPS0	T10SCEN	TISYNC	TMR1CS	TMR10N	0000 0000	טטטט טטטט
11h	TMR2	Timer2 Mo	dule Register		51			200		0000 0000	0000 0000
12h	T2CON	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchrono	us Serial Por	t Receive Bu	ffer/Transmit	Register	,	\$0 U		XXXX XXXX	עעעע עעעע
14h	SSPCON(2)	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	ompare/PWN	Register 1 L	ow Byte (LS	B)		75 8		XXXX XXXX	טטטט טטטט
16h	CCPR1H	Capture/Co	ompare/PWM	Register 1 h	ligh Byte (M	SB)	v	<i>2</i> 3		XXXX XXXX	עעעע עעעע
17h	CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 0000
19h	TXREG	EUSART T	ransmit Data	Register				77.		0000 0000	0000 0000
1Ah	RCREG	EUSART F	Receive Data	Register						0000 0000	0000 0000
1Bh	CCPR2L		ompare/PWN	-	ow Byte (LS	B)			7	XXXX XXXX	uuuu uuuu
1Ch	CCPR2H	-	ompare/PWM							XXXX XXXX	uuuu uuuu
1Dh	CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	ССР2М0	00 0000	00 000
1Eh	ADRESH	A/D Result	Register Hig	200000000000000000000000000000000000000			III CONTRACTOR OF THE PARTY OF		22. 2	XXXX XXXX	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON	0000 0000	00-0 0000

Legend:

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

MCLR and WDT Reset do not affect the previous value data latch. The RBIF bit will be cleared upon Reset but will set again if the Note 1: mismatch exists.

When SSPCON register bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK 2: register. See Registers 13-2 and 13-4 for more details.

Port pins with analog functions controlled by the ANSEL and ANSELH registers will read "o" immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

PIC16F884/PIC16F887 only. 4:

See Table 14-5 for Reset value for specific condition.

**TABLE 2-2:** PIC16F882/883/884/886/887 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1	i,										
80h	INDF	Addressing	this location	uses conten	ts of FSR to a	address data	memory (not	t a physical r	egister)	xxxx xxxx	XXXX XXXX
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte	35	35 (5	5	X	0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000q quuu(5)
84h	FSR	Indirect Dat	a Memory Ad	ddress Pointe	er		ii: 2		X.	XXXX XXXX	uuuu uuuu
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
88h	TRISD(3)	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111
89h	TRISE	-	-	-	-	TRISE3	TRISE2(3)	TRISE1(3)	TRISEO(3)	1111	1111
8Ah	PCLATH	-	-	-	Write Buffer	for the uppe	er 5 bits of the	Program Co	ounter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF(1)	0000 000x	0000 000u
8Ch	PIE1		ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	0000 0000
8Dh	PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	ULPWUIE	-	CCP2IE	0000 00-0	0000 0000
8Eh	PCON	-	-	ULPWUE	SBOREN	-	-	POR	BOR	01qq	Ouuu(4,6
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 q000
90h	OSCTUNE	-	-	-	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	0 0000
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD(2)	Synchronou	s Serial Port	(I <sup>2</sup> C mode)	Address Reg	ister				0000 0000	0000 0000
93h	SSPMSK(2)	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
94h	SSPSTAT	SMP	CKE	D/Ā	P	S	R/W	UA	BF	0000 0000	0000 0000
95h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
96h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0	0000 0000	0000 0000
97h	VRCON	VREN	VROE	VRR	VRSS	VR3	VR2	VR1	VR0	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 -010
99h	SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
9Ah	SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
9Bh	PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	0000 0000
9Ch	ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	0000 0000
9Dh	PSTRCON	-	_	_	STRSYNC	STRD	STRC	STRB	STRA	0 0001	0 0001
9Eh	ADRESL	A/D Result	Register Low	Byte	0	ν.			9	XXXX XXXX	עעטע עטעע
9Fh	ADCON1	ADFM	-	VCFG1	VCFG0	_	_	-	-	0-00	0-00

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Legend:

MCLR and WDT Reset do not affect the previous value data latch. The RBIF bit will be cleared upon Reset but will set again if the mismatch Note 1:

- Accessible only when SSPCON register bits SSPM<3:0> = 1001.
   PIC16F884/PIC16F887 only.
- 4: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
- See Table 14-5 for Reset value for specific condition.
   If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

TABLE 2-3: PIC16F882/883/884/886/887 SPECIAL FUNCTION REGISTERS SUMMARY BANK 2

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2	<u> </u>										
100h	INDF	Addressing	this location	xxxx xxxx	xxxx xxxx						
101h	TMR0	Timer0 Mo	dule Registe	er						xxxx xxxx	uuuu uuuu
102h	PCL	Program C	ounter's (PC	C) Least Sigr	nificant Byte					0000 0000	0000 0000
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu(3)
104h	FSR	Indirect Da	ta Memory A	Address Poir	nter					xxxx xxxx	uuuu uuuu
105h	WDTCON	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	0 1000
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	0000 0000
107h	CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1R	C1CH1	C1CH0	0000 -000	0000 0-00
108h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2R	C2CH1	C2CH0	0000 -000	0000 0-00
109h	CM2CON1	MC1OUT	MC2OUT	C1RSEL	C2RSEL	-	_	T1GSS	C2SYNC	000010	0000 00
10Ah	PCLATH	_	_	_	Write Buff	er for the up	per 5 bits of t	he Program	Counter	0 0000	0 0000
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF <sup>(1)</sup>	0000 000x	0000 000u
10Ch	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
10Dh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
10Eh	EEDATH	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	00 0000	00 0000
10Fh	EEADRH	_	_	_	EEADRH4 <sup>(2)</sup>	EEADRH3	EEADRH2	EEADRH1	EEADRH0	0000	0 0000

Legend: Note 1:

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
   MCLR and WDT Reset does not affect the previous value data latch. The RBIF bit will be cleared upon Reset but will set again if the
- mismatch exists.
  - 2: PIC16F886/PIC16F887 only.3: See Table 14-5 for Reset value for specific condition.

### TABLE 2-4: PIC16F882/883/884/886/887 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3

				0 11 0 0 0 1 0	· · · · -	0171210	11011011			MINIARY BA	
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	3										
180h	INDF	Addressing	this location	n uses conte	ents of FSR	to address	data memory	y (not a phys	ical register)	xxxx xxxx	xxxx xxxx
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h	PCL	Program C	ounter's (PC	C) Least Sig	nificant Byte	Э				0000 0000	0000 0000
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu(3)
184h	FSR	Indirect Da	ta Memory /	Address Poir	nter					xxxx xxxx	uuuu uuuu
185h	SRCON	SR1	SR0	C1SEN	C2REN	C2REN PULSS PULSR — FVREN					0000 00-0
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
187h	BAUDCTL	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00
188h	ANSEL	ANS7 <sup>(2)</sup>	ANS6 <sup>(2)</sup>	ANS5 <sup>(2)</sup>	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
189h	ANSELH	_	_	ANS13	ANS12	ANS11	ANS10	ANS9	ANS8	11 1111	1111 1111
18Ah	PCLATH	_	_	_	Write Buff	er for the up	per 5 bits of	the Program	Counter	0 0000	0 0000
18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF <sup>(1)</sup>	0000 000x	0000 000u
18Ch	EECON1	EEPGD	_	_	_	WRERR	WREN	WR	RD	x x000	q000
18Dh	EECON2	EEPROM	Control Reg								

Legend: Note 1:

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented MCLR and WDT Reset does not affect the previous value data latch. The RBIF bit will be cleared upon Reset but will set again if the mismatch exists.
- 2: PIC16F884/PIC16F887 only.
- 3: See Table 14-5 for Reset value for specific condition.

### Absolute Maximum Ratings(†)

Ambient temperature under bias40° to +125°C	;
Storage temperature65°C to +150°C	,
Voltage on VDD with respect to Vss0.3V to +6.5V	
Voltage on MCLR with respect to Vss0.3V to +13.5V	
Voltage on all other pins with respect to Vss0.3V to (VDD + 0.3V)	)
Total power dissipation <sup>(1)</sup>	
Maximum current out of Vss pin	
Maximum current into VDD pin	L
Input clamp current, Iik (VI < 0 or VI > VDD)	L
Output clamp current, lok (Vo < 0 or Vo >VDD)	L
Maximum output current sunk by any I/O pin	L
Maximum output current sourced by any I/O pin	
Maximum output current sunk by any I/O PIN	
Maximum output current sourced by any I/O pin	
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $- \sum IOH$ } + $\sum {(VDD - VOH) \times IOH}$ + $\sum {(VOI \times IOL)}$ .	C

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

Led rojo – 1.7V

Led verde - 2.1V

Led naranja - 2.4V

Led amarillo - 2V

Led azul - 3.4V

Led blanco – 3.5V

Led infrarrojo – 1.8V

$$R_{limitadora} = \frac{V_{CC} - V_{LED}}{I_{LED}}$$