

# VCS

---

## VCS Flow

---

There are two ways to simulate design using VCS:

- Two-step Flow
- Three-step Flow

## Two-step Flow

---

The two-step flow is supported only for Verilog HDL and SystemVerilog designs. Simulating a design using two-step flow involves two basic steps:

- Compilation
- Simulation

## Compilation

Compiling is the first step to simulate your design. In this phase, VCS builds the instance hierarchy and generates a binary executable `simv`. This binary executable is later used for simulation.

```
1 | vcs [compile options] verilog_files
```

Commonly used options:

Options	Specification
<code>-v filename</code>	Enables you to specify a Verilog library file.
<code>-full64</code>	Enables compilation and simulation in 64-bit mode.
<code>-v95</code>	Specifies not recognizing Verilog 2001 keywords.
<code>+v2k</code>	Support IEEE Std 1364-2001 Verilog.
<code>-sverilog</code>	Enables SystemVerilog constructs specified in the IEEE Standard of SystemVerilog, IEEE Std 1800-2009.
<code>-file</code> or <code>-f</code>	Specifies a file containing a list of files and compile-time options.
<code>-R</code>	Runs the executable file immediately after VCS links it together.
<code>-l filename</code>	Specifies a file where VCS records compilation messages.
<code>+define+macro=value+</code>	Defines a text macro in your source code to a value or character string. ( <code>`ifdef</code> )
<code>timescale=1ns/1ns</code>	Specifies the time scale (time_unit/time_precision).
<code>debug_access+all</code>	Specifies the debug region.
<code>-o filename</code>	Specifies the binary executable filename.

# Simulation

During compilation, VCS generates a binary executable, `simv`. You can use `simv` to run the simulation.

```
1  ./simv
2
3  # records simulation messages
4  ./simv -l sim.log
5
6  # or your specified executable filename
7  ./***.simv
8
9  # use gui mode
10 ./simv -gui
```

## Three-step Flow

---

Simulating a design using three-step flow involves three basic steps:

- Analysis
- Elaboration
- Simulation

VCS uses these three steps to compile any design irrespective of the HDL, HVL, and other supported technologies used.

## Analysis

Analysis is the first step to simulate your design. In this phase, you analyze your VHDL, Verilog, SystemVerilog, and OpenVera files using `vhdlan` or `vlogan` accordingly.

- Analyzing VHDL files:

```
1 | vhdlan [vhdlan_options] file1.vhd file2.vhd
```

- Analyzing Verilog or SystemVerilog files:

```
1 | vlogan [vlogan_options] file1.v file2.v  
2 | vlogan [vlogan_options] file1.sv file2.sv
```

Before you analyze your design using vhdlan or vlogan, ensure that the library mappings are defined in the synopsys\_sim.setup file, and that the specified physical library for the logical library exists.

- vhdlan options:

Options	Specification
<code>-full64</code>	Analyzes the design for 64-bit simulation.
<code>-work library</code>	Maps a design library name to the logical library name WORK that receives the output of vhdlan.
<code>-vhd187</code>	Enables to analyze non-portable VHDL code that contains object names that are now VHDL-93 reserved words by default.
<code>-vhd102</code>	Enables to analyze the VHDL 2002 protected type.

Options	Specification
<code>-vhd108</code>	Enables to analyze the VHDL 2008 constructs.
<code>-f filename</code>	Specifies a file that contains a list of source files.
<code>-l filename</code>	Specifies a log file where VCS records the analyzer messages.
<code>-timescale=1ns/1ns</code>	Specifies the time scale (time_unit/time_precision).

## Elaboration

Elaborating is the second step to simulate your design. In this phase, using the intermediate files generated during analysis, VCS builds the instance hierarchy and generates a binary executable simv. This binary executable is later used for simulation.

```
1 | vcs [elab_options] [libname.]design_unit
```

- `libname`: The library name where you analyzed your top module, entity, or the configuration.

## Simulation

During compilation, VCS generates a binary executable, simv. You can use simv to run the simulation.

# Example

```
1 vcs -full64 +v2k -debug_access+all -timescale=1ns/1ns
  tb_counter.v Counter.v -l com.log
2
3 vcs -full64 +v2k -debug_access+all -timescale=1ns/1ns
  tb_counter.v Counter.v -l com.log -R
4
5 vcs -full64 +v2k -debug_access+all -timescale=1ns/1ns
  tb_counter.v Counter.v -l com.log -o tb_cnt.simv
6
7 vcs -full64 +v2k -debug_access+all -timescale=1ns/1ns
  -f ./filelist.f -l com.log -o tb_cnt.simv
8
9
10 ./simv
11
12 ./simv -l sim.log
13
14 ./simv -gui
```

```
1 mkdir -p work
2
3 vhdlan -full64 -vhd108 tb_counter.vhd Counter.vhd
4
5 vhdlan -full64 -vhd108 tb_counter.vhd Counter.vhd -
  work work
6
7 vcs -full64 -debug_all tb_counter
8
9 vcs -full64 -debug_all tb_counter -l com.log
10
11 ./simv
12
13 ./simv -l sim.log
14
15 ./simv -gui
```

