

Cryogenic Characterization of 28-nm FD-SOI Ring Oscillators With Energy Efficiency Optimization

H. Bohuslavskiy¹, S. Barraud¹, V. Barral, M. Cassé, L. Le Guevel, L. Hutin¹, B. Bertrand, A. Crippa, X. Jehl¹, G. Pillonnet¹, A. G. M. Jansen, F. Arnaud, P. Galy¹, R. Maurand, S. De Franceschi, M. Sanquer, and M. Vinet

Abstract—Extensive electrical characterization of ring oscillators (ROs) made in high- κ metal gate 28-nm fully depleted silicon-on-insulator technology is presented for a set of temperatures between 296 and 4.3 K. First, delay per stage (τ_P), static current (I_{STAT}), and dynamic current (I_{DYN}) are analyzed for the case of the increase of threshold voltage (V_{TH}) observed at low temperature. Then, the same analysis is performed by compensating V_{TH} to a constant, temperature-independent value through forward body biasing (FBB). Energy efficiency optimization is proposed for different supply voltages (V_{DD}) in order to find an optimal operating point combining both high RO frequencies and low-power dissipation. We show that the Energy-Delay product can be significantly reduced at low temperature by applying an FBB voltage (V_{FBB}). We demonstrate that outstanding performance of RO in terms of speed ($\tau_P = 37$ ps) and static current (7 nA/stage) can be achieved at 4.3 K with V_{DD} reduced down to 0.325 V.

Index Terms—28-nm fully depleted silicon-on-insulator (FD-SOI), body biasing, cryogenic electronics, quantum computing, ring oscillator (RO), ultralow power.

I. INTRODUCTION

SINCE the famous proposal for quantum computing with quantum dots [1], significant progress in Si spin qubits has been reported [2]–[5]. The first two-qubit logic gate in isotopically enriched Si was demonstrated [3], and a foundry-compatible CMOS SOI platform was used to demonstrate a

hole spin qubit functionality [4], [5]. These major achievements on the basic building block of a quantum computer are paving the way for the implementation of a large number of qubits individually controlled with tunable nearest-neighbor couplings. However, scaling up these systems in complex quantum computing architectures can be extremely challenging. In addition to fundamental advances in physical understanding and material development needed for spin qubits, a consistent engineering work should be made to propose a means of controlling, interacting, and reading out a large number of qubits in parallel.

In recent years, hardware interfaces based on advanced CMOS technologies that operate at cryogenic temperature so as to ensure proximity to qubits have been proposed and discussed [6]–[9]. Bulk Si MOSFET [10]–[13] and some circuits such as ring oscillators (ROs) [11] and a field-programmable gate array [14] were characterized down to 4 K. Despite a significant reduction of subthreshold swing and improvement of carrier mobility at low temperature, some limitations have been raised on bulk Si MOSFETs. Nonideal kink behavior and hysteresis in the characteristics are induced by the bulk current generated by impact ionization at the drain combined with increased resistivity from the freeze out of charge carriers [15]. Moreover, the increase of drive current from the enhanced carrier mobility at low temperature is partially mitigated by the increase of threshold voltage which can be hardly compensated by body biasing in bulk technologies.

In this paper, an alternative to bulk Si CMOS technologies is proposed in order to provide more flexibility to designers for optimizing both high-performance and low power cryogenic electronics. Undoped thin-planar 28-nm fully depleted silicon-on-insulator (FD-SOI) devices offer an excellent short-channel electrostatic control, low leakage current, and immunity to random dopant fluctuations. More flexibility is brought to the circuit through an extremely effective body biasing allowing to switch dynamically between high performance mode [forward body biasing (FBB)] and ultralow leakage mode [reverse body biasing (RBB)] [16]. We thus propose to study the low temperature characterization of 28-nm FD-SOI ROs down to 4.3 K. The RO performance in terms of delay per stage (τ_P), dynamic

Manuscript received May 17, 2018; revised June 21, 2018; accepted July 17, 2018. Date of current version August 21, 2018. This work was supported in part by French Public Authorities through NANO 2017, in part by Equipex FD-SOI, and in part by EU through Project MOS QUITO under Grant 688539. The review of this paper was arranged by Editor Y. Momiya. (Corresponding author: Sylvain Barraud.)

H. Bohuslavskiy, S. Barraud, V. Barral, M. Cassé, L. Le Guevel, L. Hutin, G. Pillonnet, B. Bertrand, and M. Vinet are with CEA, LETI, Minatec Campus, F-38054 Grenoble, France (e-mail: sylvain.barraud@cea.fr).

X. Jehl, A. G. M. Jansen, A. Crippa, R. Maurand, S. De Franceschi, and M. Sanquer are with PHELIQS, CEA-INAC, University Grenoble Alpes, F-38054 Grenoble, France.

F. Arnaud and P. Galy are with STMicroelectronics, 38920 Crolles, France.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2018.2859636




Fig. 1. (a) Schematic layout of 101-stages RO with 1024-FD. (b) Single inverter stage composed of NMOS and PMOS. (c) Illustration of LVT transistors in the flip-well configuration. V_{CC} is the supply voltage of the clock divider polarized with +1 V. V_{ENB} controls the AND gate that enables the oscillations ($V_{ENB} = V_{DD}$ was kept during all the measurements). For more details on the measurement protocol, see Table I.

(I_{DYN}), and static (I_{STAT}) currents is studied from 296 down to 4.3 K for V_{DD} ranging between 0.325 and 1.2 V. Cryogenic effects on the RO performance are investigated without and with FBB in order to compensate the shift of threshold voltage (V_{TH}) at low temperature. In addition, an energy efficiency optimization using FBB is proposed. We show that V_{DD} can be reduced down to 0.325 V while maintaining an ultralow Energy-Delay product (EDP).

This paper is organized as follows: a brief review of 28-nm FD-SOI is given in Section II. Low temperature characterization of FD-SOI ROs and their energy efficiency optimization are discussed in Section III. Finally, the main conclusions are drawn in Section IV.

II. BRIEF REVIEW OF 28-nm FD-SOI TECHNOLOGY

The GO1 FD-SOI transistors are fabricated with a gate-first high- κ metal gate using STMicroelectronics technology [17], [18]. They are processed on 300-mm (100) SOI wafers with a buried oxide (BOX) thickness of 25 nm. The equivalent oxide thickness is 1.55 nm for NMOS and 1.7 nm for PMOS. Low-threshold-voltage (LVT) transistors are used with the flip-well architecture: N-WELL (resp. P-WELL) with p-type (resp. n-type) back-plane doping for NMOS (resp. PMOS).

A 34-nm gate length (L_G) is considered for both NMOS and PMOS transistors of width $W_{NMOS} = 420$ nm and $W_{PMOS} = 600$ nm. The schematic layout of RO in the flip-well configuration is shown in Fig. 1. The RO consists of 101 identical stages together with an enabling two-way AND gate. The output is fed to a frequency divider (FD) to lower its frequency in the sub-megahertz regime. The parameters and the measurement protocols used in this paper are summarized in Table I.

TABLE I
RO AND MOSFET PARAMETERS, UNITS, DESCRIPTION,
AND THE MEASUREMENT PROTOCOL

Parameter	Unit	Description	Measurement protocol
f	Hz	RO frequency	$V_{ENB}=V_{DD}$, $V_{CC}=1$ V and measure OUT.
τ_p	ps	RO delay per stage	$= 1/(f \times 2 \times 101 \times 1024)$.
I_{DYN}	μ A/stage	Dynamic current per stage in oscillating state	$V_{ENB}=V_{DD}$, $V_{CC}=GND$ and measure OUT.
I_{STAT}	nA/stage	Static current per stage in non-oscillating state	$V_{ENB} = V_{CC} = GND$ and measure OUT.
I_{EFF}	μ A	Effective drive current of FD-SOI transistor [19]	$I_{EFF} = 1/(1/I_{EFF-N} + 1/I_{EFF-P})$ $I_{EFF-N(P)} = (I_H + I_L)/2$ where $I_H = I_{DS}(V_{GS} = V_{DD}, V_{DS} = V_{DD}/2)$ $I_L = I_{DS}(V_{GS} = V_{DD}/2, V_{DS} = V_{DD})$ where V_{GS} , V_{DS} , and I_{DS} are MOSFET gate voltage, drain voltage and drain current.
$G(I_{EFF})$	%	I_{EFF} enhancement at low temperature	$= [I_{EFF}(T) - I_{EFF}(296K)] / I_{EFF}(T)$
$G(\tau_p)$	%	τ_p enhancement at low temperature	$= [\tau_p(T) - \tau_p(296K)] / \tau_p(T)$
EPT	fJ	Energy per transition	$= 101 \times \tau_p \times (I_{DYN} - I_{STAT}) \times V_{DD}$
EDP	fJ \times ps	Energy-Delay product	$= \tau_p \times EPT$




Fig. 2. Static current versus delay per stage for a set of V_{DD} from 0.7 to 1.2 V ($\Delta V_{DD} = 50$ mV). Three different pairs of FBB voltages are considered. I_{STAT} is significantly increased at high V_{FBB} illustrating that ROs are well optimized for room temperature with $V_{FBB} = 0$ V.

III. RESULTS AND DISCUSSION

A. RO Performance at Room Temperature

In contrast to usual bulk technology, ultrathin FD-SOI enables an extended body-bias range from -3 V (RBB/FBB for NMOS and resp. PMOS) up to $+3$ V (FBB/RBB for NMOS and resp. PMOS), thanks to the thin BOX providing either high-performance or low-power transistors [20]. In order to compensate the increase of V_{TH} at low temperature this paper is focused on LVT transistors




Fig. 3. (a) Delay per stage versus temperature for $V_{DD} = 0.8, 1$, and 1.2 V showing the RO slowing down due to the increase of V_{TH} at low temperature. (b) I_{DS} - V_{GS} curves recorded at $V_{DD} = 1$ V plotted in linear scale. Inset shows the subthreshold regime where current is plotted in logarithmic scale. Green (resp. blue) corresponds to room temperature (resp. 4.3 K). (c) Effective current versus temperature for different V_{DD} . The procedure used to calculate I_{EFF} is described in Table I.




Fig. 4. (a) Delay per stage versus temperature for $V_{DD} = 0.8, 1$, and 1.2 V in the case of compensated V_{TH} . The RO speeds up at low temperature due to the carrier mobility enhancement. (b) I_{DS} - V_{GS} curves recorded at $V_{DD} = 1$ V plotted in linear scale. Inset shows the subthreshold behavior with current plotted in logarithmic scale. V_{TH_PMOS} and V_{TH_NMOS} are constant within the whole temperature range and can be found in Table II. Green (resp. blue) corresponds to room temperature (resp. 4.3 K). (c) Effective current versus temperature for different V_{DD} . As it can be seen in (b), the effective current increases at any stage of cooling down.

which enable a strong improvement in the switching speed thanks to FBB (body factor of 85 mV/V) at the cost of a higher leakage current. When no input is provided on the AND logic gate, I_{STAT} and then static power consumption occur due to the flow of leakage from supply to ground. For the room temperature data in Fig. 2, the static current of 101-stages RO is plotted as a function of the delay per stage for a set of different V_{DD} and V_{FBB} . Let us note that the delay of CMOS inverter can be approximated by $\tau_P = C_{LOAD} \times V_{DD}/I_{EFF}$ [21] with I_{EFF} the effective current

(defined in Table I) and C_{LOAD} the load capacitance including the inversion capacitance, the parasitic capacitances and the wiring capacitance of back-end-of-line. Hence, lowering the supply voltage V_{DD} to achieve lower static power dissipation (i.e., lower I_{STAT}) degrades the RO performance giving higher delay per stage. This frequency reduction can be balanced by using FBB voltage. The efficiency of FBB for the τ_P reduction and improved performance is well observed in Fig. 2. For the RO operating at $V_{DD} = 1$ V, a τ_P reduction of 33% is achieved (at $V_{FBB} = 2.8$ V) at the expense of a significant




Fig. 5. Relative enhancement of I_{EFF} and τ_p at $V_{DD} = 0.8$ V for temperatures between 296 and 4.3 K. FBB is applied to compensate the increase of V_{TH} at low temperatures. Note that both relative gains are well correlated within the whole temperature range.

enhancement of static current (i.e., static power dissipation). Thus, a compromise in terms of power dissipation and speed should be carefully considered. Maintaining the body biasing efficiency at very low temperature is crucial to ensure accuracy and speed in the control and readout of qubits while using comparatively less power dissipation to perform the calculations.

B. RO Performance Without FBB Down to 4.3 K

Operation of FD-SOI transistors at cryogenic temperatures was already reported in [18], [22], and [23]. Since the scattering of charge carriers with phonons is sufficiently weak and can be neglected at liquid helium temperature, electron and hole mobilities are enhanced and should lead to a smaller τ_p at lower temperature for a given V_{DD} . However, despite a significant increase of drive current expected at low temperature [18], the RO slows down as it can be seen in Fig. 3(a). This increase in delay per stage is explained by the V_{TH} shift at lower temperatures [Fig. 3(b)] for both NMOS and PMOS transistors. Consequently, the effective current is strongly reduced at lower temperatures due to a lower overdrive current for the gate voltage. This I_{EFF} reduction becomes especially important at low V_{DD} . Hence, without FBB ($V_{N-WELL} = V_{P-WELL} = 0$ V) the enhanced carrier mobility at low temperature does not improve the effective current which becomes strongly limited by the V_{TH} increase. The I_{EFF} reduction shown in Fig. 3(c) is then directly responsible for the observed increase of τ_p . The degradation of RO performance becomes even more important at low V_{DD} . Therefore, without FBB used to compensate the V_{TH} shift it may be difficult to work with an optimized cryogenic digital control electronics combining the demands of both high-performance and low-power consumption.

C. RO Performance by Applying FBB Down to 4.3 K

In order to preserve the benefit of higher carrier mobility and thus, higher driving current at low temperatures, the V_{TH} shift should be compensated. The ability to adjust V_{TH} through body biasing was already successfully demonstrated

TABLE II
COMPARISON OF RO PERFORMANCE AT 296 AND 4.3 K BETWEEN THE CASES UNCOMPENSATED AND COMPENSATED V_{TH}

T (K)	V_{DD} (V)	V_{TH_NMOS} (V)	V_{N-WELL} (V)	τ_p (ps)	I_{DYN} (nA/stage)	I_{STAT} (nA/stage)
		V_{TH_PMOS} (V)	V_{P-WELL} (V)			
296	0.8	0.224	0	27	497	0.67
		-0.376	0			
	1	0.216	0	18	885	1.29
		-0.363	0			
	1.2	0.208	0	14	1308	1.9
		-0.352	0			
4.3	0.8	0.391	0	42	363	0.002
		-0.549	0			
		0.224	1.65	18	717	0.002
		-0.376	-2.75			
	1	0.384	0	22	812	0.007
		-0.531	0			
		0.216	1.65	13	1182	0.01
		-0.363	-2.65			
	1.2	0.375	0	15	1281	0.037
		-0.518	0			
		0.208	1.62	10	1669	0.29
		-0.352	-2.62			

The set of V_{N-WELL} and V_{P-WELL} used for different V_{DD} is chosen to compensate the corresponding V_{TH} -shift at 4.3K.

down to 4.3 K using 28-nm FD-SOI transistors [18]. In this paper, the threshold voltages of NMOS and PMOS transistors as well as the body factors ($\Delta V_{TH}/\Delta V_{FBB}$) were systematically extracted over a wide range of V_{FBB} from 0 up to 3 V. Then, by adjusting V_{N-WELL} and V_{P-WELL} for each temperature, the V_{TH} shift was compensated (in order to keep V_{TH} measured at 296 K) and thus, V_{TH_PMOS} and V_{TH_NMOS} were kept constant in temperature, as shown in Fig. 4(b). In contrast to the previous results (without FBB), a significant speedup for different V_{DD} is now observed when threshold voltages were settled to $V_{TH}(T) = V_{TH}(296\text{ K})$ within the full temperature range [Fig. 4(a)]. By reducing the temperature from room temperature down to 4.3 K, the delay per stage is decreased by 38% at $V_{DD} = 0.8$ V, 33% at $V_{DD} = 1$ V, and 31% at $V_{DD} = 1.2$ V. The τ_p reduction can be explained by the increase of I_{EFF} shown in Fig. 4(c). By monitoring the enhancement of $G(I_{EFF})$ and $G(\tau_p)$ at low temperature (down to 4.3 K) we observe a good correlation between the relative variations in the I_{EFF} increase and the τ_p reduction for $V_{DD} = 0.8$ V, as shown in Fig. 5. Hence, the load capacitance seems to be weakly dependent on temperature since the I_{EFF} increase is mainly responsible for the speedup of RO at low temperature.

Besides the low-temperature behavior of τ_p , other critical parameters such as dynamic current (I_{DYN}) and static current (I_{STAT}) were monitored for the evaluation of the power dissipation in oscillating and sleeping mode. As shown in Fig. 6, I_{DYN} naturally increases as the temperature is reduced due to the I_{EFF} enhancement, which leads to the increase of active power dissipation. Indeed, by applying FBB for the V_{TH} compensation, the effective current is improved due to higher carrier mobility at low temperature, and then I_{DYN} is enhanced. In comparison to the room temperature case, the I_{DYN} enhancement normalized by V_{DD} is about 34% at 4.3 K.




Fig. 6. (a) Dynamic current and (b) static current as a function of temperature for different V_{DD} in the case of compensated V_{TH} . Note that I_{STAT} continuously decreases and reaches 2.3 pA/stage for $V_{DD} = 0.8\text{V}$ at 4.3 K.

At the same time a significant reduction in static current [Fig. 6(b)] and thus, in static power dissipation is observed thanks to the decrease of subthreshold swing at low temperature [18].

As compared to room temperature, the calculated static power dissipation $P_{STAT} = I_{STAT} \times V_{DD}$ at 4.3 K is reduced by a factor of 1600 ($V_{DD} = 0.8\text{V}$), 100 ($V_{DD} = 1\text{V}$), and 6.5 ($V_{DD} = 1.2\text{V}$). The RO performance in terms of τ_P , I_{DYN} , and I_{STAT} measured at 4.3 and 296 K with and without FBB is summarized in Table II.

D. Energy Efficiency Optimization Down to 4.3 K

Wiring up large qubit arrays today is a key issue across all qubit platforms. Indeed, a large number of qubits must be read out periodically and rapidly processed to check whether errors occur along the way and to correct them. Furthermore, the energy efficiency of a cryogenic platform for the classical control of a scalable quantum computer is essential. Low-power dissipation is required, down to few watts at 4 K [24] to enable the operation of thousands of cryogenic fault-tolerant loops in existing refrigerators. The adoption of FD-SOI technology to reduce power consumption




Fig. 7. (a) EPT versus temperature for three different V_{DD} . Note that the decrease of EPT for all V_{DD} at cryogenic temperature is mainly due to an important τ_P reduction. (b) EDP versus temperature for $V_{DD} = 0.8, 1$, and 1.2V . The lowest EDP indicates the optimal V_{DD} .

while keeping high speed of operation can be a promising solution for the future implementations of large-scale quantum computers. Then, ensuring that control signals produce minimal dissipation will be essential at the lowest temperature stage of the refrigerator. We thus propose to deal with the energy consumption per transition and more specifically with the Energy-Delay metric to translate the more and more stringent constraint on the speed, while not disregarding the energy dissipation. The temperature dependence of energy per transition (EPT) for different V_{DD} is shown in Fig. 7(a). As in Section III-C, FBB is applied to correct the V_{TH} shift at low temperatures. One can notice that despite an increase of I_{DYN} [shown in Fig. 6(a)], the significant decrease of delay per stage at low temperature [Fig. 4(a)] results in EPT becoming smaller and smaller during the cooling down to 4.3 K. Lowering V_{DD} at liquid helium temperature also leads to a significant reduction of EPT at the expense of performance with a lower RO frequency. To achieve the best possible performance, the Energy-Delay metric [21], [25] defined in Table I can be used. Smaller Energy-Delay values imply a lower energy consumption at the same level of performance corresponding to a more energy-efficient design. At 296 K, the lowest EDP is obtained for $V_{DD} = 1\text{V}$ as shown in Fig. 7(b). However, as the RO is cooled down, we see that the




Fig. 8. (a) Comparison of EDP versus V_{DD} at room temperature and 4.3 K with different FBB conditions. Note that for the case of very high V_{FBB} ($V_{N-WELL} = 4$ V and $V_{P-WELL} = -5.8$ V) no minimum is observed down to $V_{DD} = 0.325$ V. (b) Static current versus delay/stage metric measured at RT and 4.3 K for different V_{DD} . (Initial and final values for the studied V_{DD} interval are given.) (c) Static current versus dynamic current for different V_{DD} at 296 and 4.3 K. Note that depending on FBB voltage, I_{DYN} between 30 nA/stage and 1.76 μA/stage can be achieved. Initial and final values for the studied V_{DD} interval are given.

optimal V_{DD} can be lowered. At 4.3 K, the minimal EDP is now obtained at $V_{DD} = 0.8$ V. V_{DD} dependence on the EDP is shown in Fig. 8(a) at 4.3 and 296 K. At 4.3 K, FBB is first used to keep the same V_{TH} as that obtained at room temperature. Then, higher V_{FBB} was applied in order to maximize the energy efficiency. As expected, EDP is minimal for $V_{DD} = 1$ V at 296 K. However, a strong increase is observed at low V_{DD} due to the rise of τ_p as shown in Fig. 3(a). At 4.3 K, the V_{TH} compensation allows to reduce τ_p [see Fig. 4(a)] and leads to the decrease of EDP with a minimal value close to $V_{DD} = 0.8$ V. However, once again, the EDP remains strongly enhanced at lower V_{DD} . The best FBB configuration minimizing EPT while keeping high RO speed is obtained for $V_{N-WELL} = 4$ V and $V_{P-WELL} = -5.8$ V. This FBB configuration was chosen such as no minimum is observed in EDP even at V_{DD} as low as 0.325 V. The combination of LVT transistors with high FBB allows to further reduce V_{TH} and then to obtain a lower τ_p for a given V_{DD} . In Fig. 8(b), we show the static current versus τ_p for different V_{DD} in order to highlight the advantage of FBB on LVT FD-SOI transistors. At 4.3 K, low delay operation can be achieved without suffering from an excessive increase of static power. However, if high FBB voltages ($V_{N-WELL} = 4$ V and $V_{P-WELL} = -5.8$ V) are applied to reduce V_{TH} close to 0 V, I_{STAT} is significantly increased. Nevertheless, excellent RO performance with $\tau_p = 37$ ps and $I_{STAT} = 7$ nA/stage are demonstrated at $V_{DD} = 0.325$ V. This static current can be further reduced by a factor 10

TABLE III
ENERGY EFFICIENCY OPTIMIZATION FOR ULTRALOW
SUPPLY VOLTAGE UNDER FBB AT 4.3 K

V_{DD} (V)	V_{N-WELL} (V) V_{P-WELL} (V)	τ_p (ps)	I_{DYN} (nA/stage)	I_{STAT} (nA/stage)
0.325	4	37	170	7
	-5.8			
	4	71	92	0.7
0.5	-4.8			
	4	17	518	30
	-5.8			
	4	21	426	1.6
	-4.8			

if V_{P-WELL} is lowered from -5.8 to -4.8 V while keeping $V_{N-WELL} = 4$ V. In addition, as shown in Fig. 8(c), ultralow I_{DYN} current of 92 nA/stage (at $V_{DD} = 0.325$ V) can be of great importance if low-power dissipation in oscillating mode at moderate speed ($\tau_p = 71$ ps) is required. It should be noted that the RO performance for different FBB configurations can be further optimized depending on targeted applications.

The data reported in Table III are given to illustrate the tremendous versatility of 28-nm FD-SOI technology for both ultralow power and high-performance applications at highly reduced V_{DD} at 4.3 K. This highlights the possible tradeoffs between the delay and the static/dynamic power dissipation. For instance, in case of $V_{N-WELL} = 4$ V and $V_{P-WELL} = -4.8$ V, we obtain highly improved delay of 31 ps with

$I_{\text{DYN}} = 271$ nA/stage and $I_{\text{STAT}} = 1.56$ nA/stage if V_{DD} is increased to 0.425 V.

IV. CONCLUSION

This paper describes, for the first time, electrical characterization of 28-nm FD-SOI ROs down to 4.3 K. The unique capability of body biasing in the development of fast power-efficient peripheral circuitry for qubits is shown through the analysis of delay per stage, static, and dynamic currents of the ROs. Also, the tradeoff between energy consumption and delay per stage is discussed for a large range of supply voltage (V_{DD} from 0.325 to 1.2 V). It is demonstrated that by properly balancing the energy consumption and delay, the maximum benefit in terms of speed and energy consumption can be derived at a very low supply voltage of $V_{\text{DD}} = 0.325$ V only. At 4.3 K and high FBB voltage ($V_{\text{N-WELL}} = 4$ V and $V_{\text{P-WELL}} = -5.8$ V), a very small EPT of 0.186 fJ with $\tau_P = 37$ ps and EDP = 6.9 fJ·ps are achieved at $V_{\text{DD}} = 0.325$ V. These achievements prove that the 28-nm FD-SOI platform provides significant opportunities toward optimizing highly efficient and ultralow-power cryogenic circuits for large-scale quantum computing. Based on the promising results in this paper, other applications such as low-temperature sensors, low power neuromorphic circuits [26], or space electronics can be envisioned.

ACKNOWLEDGMENT

The authors would like to thank ST-Crolles Characterization Team, T. Poiroux, and A. Toffoli for fruitful discussion and their help in establishing the measurement protocol for ring oscillators.

REFERENCES

- [1] D. Loss and D. P. DiVincenzo, "Quantum computation with quantum dots," *Phys. Rev. A, Gen. Phys.*, vol. 57, no. 1, p. 120, 1998, doi: [10.1103/PhysRevA.57.120](#).
- [2] L. R. Schreiber and H. Bluhm, "Quantum computation: Silicon comes back," *Nature Nanotechnol.*, vol. 9, pp. 966–968, Oct. 2014, doi: [10.1038/nnano.2014.249](#).
- [3] M. Veldhorst *et al.*, "A two-qubit logic gate in silicon," *Nature*, vol. 526, pp. 410–414, Oct. 2015, doi: [10.1038/nature15263](#).
- [4] R. Maurand *et al.*, "A CMOS silicon spin qubit," *Nature Commun.*, vol. 7, Nov. 2016, Art. no. 13575, doi: [10.1038/ncomms13575](#).
- [5] L. Hutin *et al.*, "Si CMOS platform for quantum information processing," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, Jun. 2016, pp. 1–2, doi: [10.1109/VLSIT.2016.7573380](#).
- [6] D. J. Reilly, "Engineering the quantum-classical interface of solid-state qubits," *NPJ Quantum Inf.*, vol. 1, Oct. 2015, Art. no. 15011, doi: [10.1038/npjqi.2015.11](#).
- [7] L. M. K. Vandersypen *et al.*, "Interfacing spin qubits in quantum dots and donors—hot, dense, and coherent," *NPJ Quantum Inf.*, vol. 3, Sep. 2017, Art. no. 34, doi: [10.1038/s41534-017-0038-y](#).
- [8] M. Veldhorst, H. G. J. Eenink, C. H. Yang, and A. S. Dzurak, "Silicon CMOS architecture for a spin-based quantum computer," *Nature Commun.*, vol. 8, Dec. 2017, Art. no. 1766, doi: [10.1038/s41467-017-01905-6](#).
- [9] P. Clapera, S. Ray, X. Jehl, A. Valentian, S. Barraud, and M. Sanquer, "Design and Cryogenic operation of a hybrid quantum-CMOS circuit," *Phys. Rev. Appl.*, vol. 4, no. 4, 2015, Art. no. 044009, doi: [10.1103/PhysRevApplied.4.044009](#).
- [10] E. Charbon *et al.*, "Cryo-CMOS for quantum computing," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2016, pp. 13.5.1–13.5.4, doi: [10.1109/IEDM.2016.7838410](#).
- [11] R. M. Incandela, L. Song, H. A. R. Homulle, F. Sebastiano, E. Charbon, and A. Vladimirescu, "Nanometer CMOS characterization and compact modeling at deep-cryogenic temperatures," in *Proc. 47th Eur. Solid-State Device Res. Conf. (ESSDERC)*, Leuven, Belgium, Sep. 2017, pp. 58–61, doi: [10.1109/ESSDERC.2017.8066591](#).
- [12] H. Homulle, L. Song, E. Charbon, and F. Sebastiano, "The cryogenic temperature behavior of bipolar, MOS, and DTMOs transistors in standard CMOS," *IEEE J. Electron Devices Soc.*, vol. 6, no. 1, pp. 263–270, Jan. 2018, doi: [10.1109/JEDS.2018.2798281](#).
- [13] B. Patra *et al.*, "Cryo-CMOS circuits and systems for quantum computing applications," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 309–321, Jan. 2018, doi: [10.1109/JSSC.2017.2737549](#).
- [14] H. Homulle and E. Charbon, "Performance characterization of Altera and Xilinx 28 nm FPGAs at cryogenic temperatures," in *Proc. Int. Conf. Field Program. Technol. (ICFPT)*, Melbourne, VIC, Australia, Dec. 2017, pp. 25–31, doi: [10.1109/FPT.2017.8280117](#).
- [15] E. A. Gutiérrez-D, M. J. Deen, and C. Claeys, "Silicon devices and circuits," in *Low Temperature Electronics*, 1st ed. San Diego, CA, USA: Academic, 2001, pp. 105–240, doi: [10.1063/1.1485590](#).
- [16] E. Beigne, J.-F. Christmann, A. Valentian, O. Billoint, E. Amat, and D. Morche, "UTBB FDSOI technology flexibility for ultra low power Internet-of-Things applications," in *Proc. 45th Eur. Solid State Device Res. Conf. (ESSDERC)*, Sep. 2015, pp. 164–167, doi: [10.1109/ESSDERC.2015.7324739](#).
- [17] N. Planes *et al.*, "28 nm FDSOI technology platform for high-speed low-voltage digital applications," in *Proc. Symp. VLSI Technol. (VLSIT)*, Honolulu, HI, USA, Jun. 2012, pp. 133–134, doi: [10.1109/VLSIT.2012.6242497](#).
- [18] H. Bohuslavskyi *et al.*, "28 nm fully-depleted SOI technology: Cryogenic control electronics for quantum computing," in *Proc. Silicon Nanoelectron. Workshop (SNW)*, Kyoto, Japan, Jun. 2017, pp. 143–144, doi: [10.23919/SNW.2017.8242338](#).
- [19] M. H. Na, E. J. Nowak, W. Haensch, and J. Cai, "The effective drive current in CMOS inverters," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2002, pp. 121–124, doi: [10.1109/IEDM.2002.1175793](#).
- [20] D. Jacquet *et al.*, "A 3 GHz dual core processor ARM cortex TM -A9 in 28 nm UTBB FD-SOI CMOS with ultra-wide voltage range and energy efficiency optimization," *IEEE J. Solid-State Circuits*, vol. 49, no. 4, pp. 812–826, Apr. 2014, doi: [10.1109/JSSC.2013.2295977](#).
- [21] M. Bhushan and M. B. Keteheh, "CMOS power-performance-density metrics," in *CMOS Test and Evaluation*, 1st ed. New York, NY, USA: Springer, 2015, pp. 347–398.
- [22] A. Beckers, F. Jazaeri, H. Bohuslavskyi, L. Hutin, S. De Franceschi, and C. Enz, "Design-oriented modeling of 28 nm FDSOI CMOS technology down to 4.2 K for quantum computing," in *Proc. Joint Int. EUROSOI Workshop Int. Conf. Ultimate Integr. Silicon (EUROSOI-ULIS)*, Granada, Spain, Mar. 2018, pp. 1–4.
- [23] M. Shin *et al.*, "Low temperature characterization of 14 nm FDSOI CMOS devices," in *Proc. 11th Int. Workshop Low Temp. Electron. (WOLTE)*, Grenoble, France, Jul. 2014, pp. 29–32, doi: [10.1109/WOLTE.2014.6881018](#).
- [24] J. P. G. van Dijk *et al.* (Mar. 2018). "The impact of classical control electronics on qubit fidelity." [Online]. Available: <https://arxiv.org/abs/1803.06176>
- [25] B. Zhai *et al.*, "Energy-efficient subthreshold processor design," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 17, no. 8, pp. 1127–1137, Aug. 2009, doi: [10.1109/TVLSI.2008.2007564](#).
- [26] M. L. Schneider *et al.*, "Ultralow power artificial synapses using nanotextured magnetic Josephson junctions," *Sci. Adv.*, vol. 4, no. 1, p. e1701329, 2018, doi: [10.1126/sciadv.1701329](#).

Authors' photographs and biographies not available at the time of publication.