



Department of Electronic and Telecommunication

University of Moratuwa

Group 07

- 200123H – DHANOMIKA A.P.N.
- 200118X – DESHAPRIYA G.I.
- 200117T – DESHAN K.A.G.D.

S4-EN2111 - Electronic Circuit Design

UART Transceiver Implementation in FPGA

Transmitter

```

1 module transmitter #(
2     parameter CLOCKS_PER_PULSE = 16
3 )
4     input logic [7:0] data_in,
5     input logic data_en,
6     input logic clk,
7     input logic rstn,
8     output logic tx,
9     output logic tx_busy
10 );
11
12     enum {TX_IDLE, TX_START, TX_DATA, TX_END} state;
13
14     logic[7:0] data = 8'b0;
15     logic[2:0] c_bits = 3'b0;
16     logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks = 0;
17
18     always_ff @(posedge clk or negedge rstn) begin
19         if (!rstn) begin
20             c_clocks <= 0;
21             c_bits <= 0;
22             data <= 0;
23             tx <= 1'b1;
24             state <= TX_IDLE;
25         end else begin
26             case (state)
27                 TX_IDLE: begin
28                     if (~data_en) begin
29                         state <= TX_START;
30                         data <= data_in;
31                         c_bits <= 3'b0;
32                         c_clocks <= 0;
33                     end else tx <= 1'b1;
34                 end
35                 TX_START: begin
36                     if (c_clocks == CLOCKS_PER_PULSE-1) begin
37                         state <= TX_DATA;
38                         c_clocks <= 0;
39                     end else begin
40                         tx <= 1'b0;
41                         c_clocks <= c_clocks + 1;
42                     end
43                 end
44                 TX_DATA: begin
45                     if (c_clocks == CLOCKS_PER_PULSE-1) begin
46                         c_clocks <= 0;
47                         if (c_bits == 3'd7) begin
48                             state <= TX_END;
49                         end else begin
50                             c_bits <= c_bits + 1;
51                             tx <= data[c_bits];
52                         end
53                     end else begin
54                         tx <= data[c_bits];
55                         c_clocks <= c_clocks + 1;
56                     end
57                 end
58                 TX_END: begin
59                     if (c_clocks == CLOCKS_PER_PULSE-1) begin
60                         state <= TX_IDLE;
61                         c_clocks <= 0;
62                     end else begin
63                         tx <= 1'b1;
64                         c_clocks <= c_clocks + 1;
65                     end
66                 end
67             endcase
68             default: state <= TX_IDLE;
69         end
70     end
71     assign tx_busy = (state != TX_IDLE);
72
73 endmodule

```

The provided Verilog code implements a compact serial transmitter module. It utilizes an internal state machine to transmit data in a synchronized manner. The module supports an 8-bit data input, data enable signal, clock signal, and asynchronous reset. It operates in four states: IDLE, START, DATA, and END. Upon data transmission initiation, the module progresses through these states, transmitting one bit at a time synchronized with the clock signal. The transmitter's busy/idle status is indicated through an output signal. Overall, this code represents a concise implementation of a serial transmitter with controlled and synchronized data transmission.

Receiver

```

1 module receiver #(
2     parameter CLOCKS_PER_PULSE = 16
3 )
4     input logic clk,
5     input logic rstn,
6     input logic ready_clr,
7     input logic rx,
8     output logic ready,
9     output logic [7:0] data_out
10 );
11
12     enum {RX_IDLE, RX_START, RX_DATA, RX_END} state;
13
14     logic[2:0] c_bits;
15     logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks;
16
17     logic[7:0] temp_data;
18     logic rx_sync;
19
20     always_ff @(posedge clk or negedge rstn) begin
21         if (!rstn) begin
22             c_clocks <= 0;
23             c_bits <= 0;
24             temp_data <= 8'b0;
25             //data_out <= 8'b0;
26             ready <= 0;
27             state <= RX_IDLE;
28         end else begin
29             rx_sync <= rx; // Synchronize the input sig
30
31             case (state)
32                 RX_IDLE : begin
33                     if (rx_sync == 0) begin
34                         state <= RX_START;
35                         c_clocks <= 0;
36                     end
37                 end
38                 RX_START: begin
39                     if (c_clocks == CLOCKS_PER_PULSE/2-1) begin
40                         state <= RX_DATA;
41                         c_clocks <= 0;
42                     end else
43                         c_clocks <= c_clocks + 1;
44                 end
45                 RX_DATA : begin
46                     if (c_clocks == CLOCKS_PER_PULSE-1) begin
47                         c_clocks <= 0;
48                         temp_data[c_bits] <= rx_sync;
49                         if (c_bits == 3'd7) begin
50                             state <= RX_END;
51                             c_bits <= 0;
52                         end else c_bits <= c_bits + 1;
53                     end else c_clocks <= c_clocks + 1;
54                 end
55                 RX_END : begin
56                     if (c_clocks == CLOCKS_PER_PULSE-1) begin
57                         //data_out <= temp_data;
58                         ready <= 1'b1;
59                         state <= RX_IDLE;
60                         c_clocks <= 0;
61                     end else c_clocks <= c_clocks + 1;
62                 end
63             endcase
64             default: state <= RX_IDLE;
65         end
66     end
67     assign data_out = temp_data;
68
69 endmodule

```

The given Verilog code represents a receiver module designed to receive data serially using a clock signal. It utilizes an internal state machine to control the reception process. The module synchronizes the incoming data signal, captures the data bit by bit, and stores it in a temporary register. Once all the bits are received, the module sets the ready signal and outputs the received data. The receiver transitions between states based on the clock cycles and resets to the idle state after data reception is complete. Overall, this code implements a basic serial receiver module that efficiently captures and outputs received data.

Testbench

```

1 timescale 1ns/1ps
2
3 module testbench();
4
5     localparam CLOCKS_PER_PULSE = 4;
6     logic [3:0] data_in = 4'b0001;
7     logic clk = 0;
8     logic rstn = 0;
9     logic enable = 1;
10
11     logic tx_busy;
12     logic ready;
13     logic [3:0] data_out;
14     logic [7:0] display_out;
15
16     logic loopback;
17     logic ready_clr = 1;
18
19     uart #(CLOCKS_PER_PULSE(CLOCKS_PER_PULSE))
20     test_uart(.data_in(data_in),
21             .data_en(enable),
22             .clk(clk),
23             .tx(loopback),
24             .tx_busy(tx_busy),
25             .rx(loopback),
26             .ready(ready),
27             .ready_clr(ready_clr),
28             .led_out(data_out),
29             .display_out(display_out),
30             .rstn(rstn)
31             );
32
33
34     always begin
35         #1 clk = ~clk;
36     end
37
38     initial begin
39         $dumpfile("testbench.vcd");
40         $dumpvars(0, testbench);
41
42         rstn <= 1;
43         enable <= 1'b0;
44         #2 rstn <= 0;
45         #2 rstn <= 1;
46         #5 enable <= 1'b1;
47     end
48
49     always @(posedge ready) begin
50
51         if (data_out != data_in) begin
52             $display("FAIL: rx data %x does not match tx %x"
53             $finish();
54         end else begin
55             if (data_out == 4'b1111) begin //Check if received
56                 $display("SUCCESS: all bytes verified");
57                 $finish();
58             end
59
60             #10 rstn <= 0;
61             #2 rstn <= 1;
62             data_in <= data_in + 1'b1;
63             enable <= 1'b0;
64             #2 enable <= 1'b1;
65         end
66     end
67 endmodule

```

The provided Verilog code represents a compact testbench for the UART module. It initializes the necessary signals and parameters for testing the UART functionality. The testbench includes a clock signal, asynchronous reset signal, data input signal, enable signal, and various output signals. It verifies the correctness of data transmission and reception by comparing the received data with the transmitted data. If any discrepancies are found, an error message is displayed, and the simulation is terminated. Upon successful verification of all data bytes, a success message is displayed. This testbench provides an efficient and thorough validation of the UART module's functionality.

Top Level Module

```

1 module uart #(
2     parameter CLOCKS_PER_PULSE = 5208
3 );
4
5     input logic [3:0] data_in,
6     input logic data_en,
7     input logic clk,
8     input logic rstn,
9     output logic tx,
10    output logic tx_busy,
11    input logic ready_clr,
12    input logic rx,
13    output logic ready,
14    output logic [3:0] led_out,
15    output logic [6:0] display_out
16 );
17
18     logic [7:0] data_input;
19     logic [7:0] data_output;
20
21     transmitter #(CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_tx (
22         .data_in(data_input),
23         .data_en(data_en),
24         .clk(clk),
25         .rstn(rstn),
26         .tx(tx),
27         .tx_busy(tx_busy)
28     );
29
30     receiver #(CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_rx (
31         .clk(clk),
32         .rstn(rstn),
33         .ready_clr(ready_clr),
34         .rx(rx),
35         .ready(ready),
36         .data_out(data_output)
37     );
38
39     binary_to_7seg converter (
40         .data_in(data_output[3:0]),
41         .data_out(display_out)
42     );
43
44     assign data_input = {4'b0, data_in};
45     assign led_out = data_output[3:0];
46
47 endmodule

```

The provided Verilog code implements a concise UART module that facilitates bidirectional data communication. It includes a transmitter submodule, a receiver submodule, and a binary-to-7-segment converter. The module supports data transmission and reception using clock and reset signals, along with control and data inputs. It efficiently handles data transmission and reception while providing a display output for the received data. Overall, this compact UART module enables reliable and synchronized data communication in a minimal implementation.

Binary to 7-segment converter

```



1 module binary_to_7seg (
2     input logic [3:0] data_in,
3     output logic [6:0] data_out
4 );
5
6     // Make a LUT to convert digits to 7 segment output
7     // Input - 4 bits, output - 7 bits
8     logic [15:0][6:0] lut_7seg;
9
10    // Output is gfedcba
11    assign lut_7seg[0] = 7'b0111111;
12    assign lut_7seg[1] = 7'b0000110;
13    assign lut_7seg[2] = 7'b1011011;
14    assign lut_7seg[3] = 7'b1001111;
15    assign lut_7seg[4] = 7'b1100110;
16    assign lut_7seg[5] = 7'b1101101;
17    assign lut_7seg[6] = 7'b1111101;
18    assign lut_7seg[7] = 7'b0000111;
19    assign lut_7seg[8] = 7'b1111111;
20    assign lut_7seg[9] = 7'b1101111;
21    assign lut_7seg[15:10] = 7'b0; // unused
22
23    assign data_out = ~lut_7seg[data_in];
24
25 endmodule

```



The provided Verilog code showcases a compact binary-to-7-segment converter module. The module takes a 4-bit binary input and produces a 7-bit output representing the segments of a 7-segment display. It utilizes a look-up table (LUT) to map each possible input value to the corresponding 7-bit segment pattern. The LUT is initialized with assignments for values from 0 to 9, while unused values are set to zeros. By applying the complement operation to the LUT output, the module generates the appropriate 7-segment display pattern for the given binary input. This simple and efficient module enables the conversion of binary values to their visual representation on a 7-segment display.

Results

Test with another group



Loopback Test



Simulation result/ Timing Diagrams

