

# Department of Electronic and Telecommunication University of Moratuwa

# **Group 07**

- 200123H DHANOMIKA A.P.N.
- 200118X DESHAPRIYA G.I.
- 200117T DESHAN K.A.G.D.

# **S4-EN2111 - Electronic Circuit Design**

**UART Transceiver Implementation in FPGA** 

#### **Transmitter**

```
Emodule transmitter #0
  234567
               parameter CLOCKS_PER_PULSE = 16
      ⊟(
               input logic [7:0] data_in,
input logic data_en,
input logic clk,
input logic rstn,
output logic tx,
output logic tx_busy
enum {TX_IDLE, TX_START, TX_DATA, TX_END} state;
                logic[7:0] data = 8'b0;
logic[2:0] c_bits = 3'b0;
logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks = 0;
              -000-
                                c_clocks <= 0;
end else tx <= 1'b1;</pre>
                           end
TX_START: begin
if (c_clocks == CLOCKS_PER_PULSE-1) begin
    state <= TX_DATA;
    c_clocks <= 0;
end else begin
    tx <= 1'b0;</pre>
       -0 0-
39
40
                                    c clocks <= c clocks + 1:
41
42
43
44
45
46
47
48
49
55
55
55
55
55
66
66
66
66
66
67
77
77
77
                               end
                           and
                         end else begin

tx <= data[c_bits];

c_clocks <= c_clocks + 1;

end
                         end
TX_END: begin
if (c_clocks == CLOCKS_PER_PULSE-1) begin
    state <= TX_IDLE;
    c_clocks <= 0;
end else begin
    tx <= 1'b1;
    c_clocks <= c_clocks + 1;
end
end
default: state <= TX_IDLE;</pre>
                           end
                               default: state <= TX_IDLE;
                          endcase
               end
end
end
assign tx_busy = (state != TX_IDLE);
          endmodule.
```

The provided Verilog code implements a compact serial transmitter module. It utilizes an internal state machine to transmit data in a synchronized manner. The module supports an 8-bit data input, data enable signal, clock signal, and asynchronous reset. It operates in four states: IDLE, START, DATA, and END. Upon data transmission initiation, the module progresses through these states, transmitting one bit at a time synchronized with the clock signal. The transmitter's busy/idle status is indicated through an output signal. Overall, this code represents a concise implementation of a serial transmitter with controlled and synchronized data transmission.

#### Receiver

```
module receiver #(
| parameter CLOCKS_PER_PULSE = 16
  234567
        B(
                input logic clk,
input logic rstn,
input logic ready_clr,
input logic rx,
output logic ready,
output logic [7:0] data_out
8 9 10 11 12 13 14 15 16 17 18 19 20 1 22 23 24 25 6 27 28 29 33 34 5 36 37 38 9 40
                 enum {RX_IDLE, RX_START, RX_DATA, RX_END} state;
                 logic[2:0] c_bits;
logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks;
                 logic[7:0] temp_data;
logic rx_sync;
                 always_ff @(posedge clk or negedge rstn) begin
                       if (!rstn) begin
c_clocks <= 0
                             c_bits <= 0;
temp_data <= 8'b0;
//data_out <= 8'b0;
                             ready <= 0;
state <= RX_IDLE;</pre>
                       end else begin
                             rx_sync <= rx; // Synchronize the input sign
                            case (state)
RX_IDLE : begin
if (rx_Sync == 0) begin
    state <= RX_START;
    c_clocks <= 0;</pre>
                          RX_START: begin
if (c_clocks == CLOCKS_PER_PULSE/2-1) begin
    state <= RX_DATA;
    c_clocks <= 0;
end else</pre>
41
42
43
44
45
46
47
48
49
50
51
51
52
53
53
54
66
66
66
66
67
67
67
77
77
77
77
       c_clocks <= c_clocks + 1;
                          end
RX_END : begin
if (c_clocks == CLOCKS_PER_PULSE-1) begin
//data_out_<= temp_data;</pre>
                                //data_out <= temp_data;
ready <= 1'bl;
state <= RX_IDLE;
c_clocks <= 0;
end else c_clocks <= c_clocks + 1;
                           end
default: state <= RX_IDLE;</pre>
               endcase
end
end
          assign data_out = temp_data;
endmodule
```

The given Verilog code represents a receiver module designed to receive data serially using a clock signal. It utilizes an internal state machine to control the reception process. The module synchronizes the incoming data signal, captures the data bit by bit, and stores it in a temporary register. Once all the bits are received, the module sets the ready signal and outputs the received data. The receiver transitions between states based on the clock cycles and resets to the idle state after data reception is complete. Overall, this code implements a basic serial receiver module that efficiently captures and outputs received data.

#### Testbench

```
timescale 1ns/1ps
  3 4 5
           module testbench();
                 localparam CLOCKS_PER_PULSE = 4;
               logic [3:0] data_in = 4'b0001;
logic clk = 0;
logic rstn = 0;
  6
  8 9
                 logic enable = 1;
10
                  logic tx_busy;
                 logic ready;
logic [3:0] data_out;
logic [7:0] display_out;
12
13
 14
 15
 16
                 logic loopback;
                 logic ready_clr = 1;
 18
                 uart #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE))
20
                            test_uart(.data_in(data_in),
.data_en(enable),
       21
22
23
                                              .clk(clk),
.tx(loopback)
24 25
                                              .tx_busy(tx_busy),
                                              .rx(loopback),
26
27
28
29
30
                                              .ready(ready)
                                              .ready_clr(ready_clr),
.led_out(data_out),
.display_out(display_out),
                                                rstn(rstn)
 31
 32
 33
        always begin
 35
36
                      #1 clk = ~clk:
                 end
                 initial begin
    $dumpfile("testbench.vcd");
 38
       Θ
 39
 40
                       $dumpvars(0, testbench);
                   rstn <= 1;
enable <= 1'b0;
#2 rstn <= 0;
#2 rstn <= 1;
#5 enable <= 1'b1;
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
60
61
62
63
64
      ₽
              always @(posedge ready) begin
                   if (data_out != data_in) begin
    $display("FAIL: rx data %x does not match tx %x"
    $finish();
end else begin
    if (data_out == 4'blll) begin //Check if receiv
    $display("SUCCESS: all bytes verified");
    $finish();
end
       h
                        #10 rstn <= 0;
                        #10 13th <= 0;
#2 rstn <= 1;
data_in <= data_in + 1'b1;
enable <= 1'b0;
#2 enable <= 1'b1;
65
66
67
                    end
        end
endmodule
```

The provided Verilog code represents a compact testbench for the UART module. It initializes the necessary signals and parameters for testing the UART functionality. The testbench includes a clock signal, asynchronous reset signal, data input signal, enable signal, and various output signals. It verifies the correctness of data transmission and reception by comparing the received data with the transmitted data. If any discrepancies are found, an error message is displayed, and the simulation is terminated. Upon successful verification of all data bytes, a success message is displayed. This testbench provides an efficient and thorough validation of the UART module's functionality.

#### **Top Level Module**


The provided Verilog code implements a concise UART module that facilitates bidirectional data communication. It includes a transmitter submodule, a receiver submodule, and a binary-to-7-segment converter. The module supports data transmission and reception using clock and reset signals, along with control and data inputs. It efficiently handles data transmission and reception while providing a display output for the received data. Overall, this compact UART module enables reliable and synchronized data communication in a minimal implementation.


#### Binary to 7-segment converter

The provided Verilog code showcases a compact binary-to-7-segment converter module. The module takes a 4-bit binary input and produces a 7-bit output representing the segments of a 7-segment display. It utilizes a look-up table (LUT) to map each possible input value to the corresponding 7-bit segment pattern. The LUT is initialized with assignments for values from 0 to 9, while unused values are set to zeros. By applying the complement operation to the LUT output, the module generates the appropriate 7-segment display pattern for the given binary input. This simple and efficient module enables the conversion of binary values to their visual representation on a 7-segment display.


# Results


## Test with another group





## Loopback Test





# **Simulation result/ Timing Diagrams**

