

# Chisel 2.2 Tutorial

Jonathan Bachrach, Krste Asanović, John Wawrzynek  
EECS Department, UC Berkeley  
{jrb|krste|johnw}@eecs.berkeley.edu

April 20, 2022

## 1 Introduction

This document is a tutorial introduction to *Chisel* (Constructing Hardware In a Scala Embedded Language). Chisel is a hardware construction language embedded in the high-level programming language Scala. At some point we will provide a proper reference manual, in addition to more tutorial examples. In the meantime, this document along with a lot of trial and error should set you on your way to using Chisel. Chisel is really only a set of special class definitions, predefined objects, and usage conventions within Scala, so when you write a Chisel program you are actually writing a Scala program. However, for the tutorial we don't presume that you understand how to program in Scala. We will point out necessary Scala features through the Chisel examples we give, and significant hardware designs can be completed using only the material contained herein. But as you gain experience and want to make your code simpler or more reusable, you will find it important to leverage the underlying power of the Scala language. We recommend you consult one of the excellent Scala books to become more expert in Scala programming.

Chisel is still in its infancy and you are likely to encounter some implementation bugs, and perhaps even a few conceptual design problems. However, we are actively fixing and improving the language, and are open to bug reports and suggestions. Even in its early state, we hope Chisel will help designers be more productive in building designs that are easy to reuse and maintain.

---

*Through the tutorial, we format commentary on our design choices as in this paragraph. You should be able to skip the commentary sections and still fully understand how to use Chisel, but we hope you'll find them interesting.*

*We were motivated to develop a new hardware language by years of struggle with existing hardware description languages in our research projects and hardware design courses. Verilog and VHDL were*

*developed as hardware simulation languages, and only later did they become a basis for hardware synthesis. Much of the semantics of these languages are not appropriate for hardware synthesis and, in fact, many constructs are simply not synthesizable. Other constructs are non-intuitive in how they map to hardware implementations, or their use can accidentally lead to highly inefficient hardware structures. While it is possible to use a subset of these languages and yield acceptable results, they nonetheless present a cluttered and confusing specification model, particularly in an instructional setting.*

*However, our strongest motivation for developing a new hardware language is our desire to change the way that electronic system design takes place. We believe that it is important to not only teach students how to design circuits, but also to teach them how to design circuit generators—programs that automatically generate designs from a high-level set of design parameters and constraints. Through circuit generators, we hope to leverage the hard work of design experts and raise the level of design abstraction for everyone. To express flexible and scalable circuit construction, circuit generators must employ sophisticated programming techniques to make decisions concerning how to best customize their output circuits according to high-level parameter values and constraints. While Verilog and VHDL include some primitive constructs for programmatic circuit generation, they lack the powerful facilities present in modern programming languages, such as object-oriented programming, type inference, support for functional programming, and reflection.*

*Instead of building a new hardware design language from scratch, we chose to embed hardware construction primitives within an existing language. We picked Scala not only because it includes the programming features we feel are important for building circuit generators, but because it was specifically developed as a base for domain-specific languages.*

## 2 Hardware expressible in Chisel

This version of Chisel only supports binary logic, and does not support tri-state signals.

---

*We focus on binary logic designs as they constitute the vast majority of designs in practice. We omit support for tri-state logic in the current Chisel language as this is in any case poorly supported by industry flows, and difficult to use reliably outside of controlled hard macros.*

## 3 Datatypes in Chisel

Chisel datatypes are used to specify the type of values held in state elements or flowing on wires. While hardware designs ultimately operate on vectors of binary digits, other more abstract representations for values allow clearer specifications and help the tools generate more optimal circuits. In Chisel, a raw collection of bits is represented by the `Bits` type. Signed and unsigned integers are considered subsets of fixed-point numbers and are represented by types `SInt` and `UInt` respectively. Signed fixed-point numbers, including integers, are represented using two's-complement format. Boolean values are represented as type `Bool`. Note that these types are distinct from Scala's builtin types such as `Int` or `Boolean`. Additionally, Chisel defines *Bundles* for making collections of values with named fields (similar to *structs* in other languages), and *Vecs* for indexable collections of values. Bundles and Vecs will be covered later.

Constant or literal values are expressed using Scala integers or strings passed to constructors for the types:

```
UInt(1)           // decimal 1-bit lit from Scala Int.
UInt("ha")        // hexadecimal 4-bit lit from string.
UInt("o12")       // octal 4-bit lit from string.
UInt("b1010")     // binary 4-bit lit from string.

SInt(5)           // signed decimal 4-bit lit from Scala Int.
SInt(-8)          // negative decimal 4-bit lit from Scala Int.
UInt(5)           // unsigned decimal 3-bit lit from Scala Int.

Bool(true)        // Bool lits from Scala lits.
Bool(false)
```

Underscores can be used as separators in long string literals to aid readability, but are ignored when creating the value, e.g.:

```
UInt("h_dead_beef") // 32-bit lit of type UInt
```

By default, the Chisel compiler will size each constant to the minimum number of bits required to hold the constant, including a sign bit for signed types. Bit

widths can also be specified explicitly on literals, as shown below:

```
UInt("ha", 8)      // hexadecimal 8-bit lit of type UInt
UInt("o12", 6)     // octal 6-bit lit of type UInt
UInt("b1010", 12)  // binary 12-bit lit of type UInt

SInt(5, 7)         // signed decimal 7-bit lit of type SInt
UInt(5, 8)         // unsigned decimal 8-bit lit of type UInt
```

For literals of type `UInt`, the value is zero-extended to the desired bit width. For literals of type `SInt`, the value is sign-extended to fill the desired bit width. If the given bit width is too small to hold the argument value, then a Chisel error is generated.

---

*We are working on a more concise literal syntax for Chisel using symbolic prefix operators, but are stymied by the limitations of Scala operator overloading and have not yet settled on a syntax that is actually more readable than constructors taking strings.*

*We have also considered allowing Scala literals to be automatically converted to Chisel types, but this can cause type ambiguity and requires an additional import.*

*The `SInt` and `UInt` types will also later support an optional exponent field to allow Chisel to automatically produce optimized fixed-point arithmetic circuits.*

## 4 Combinational Circuits

A circuit is represented as a graph of nodes in Chisel. Each node is a hardware operator that has zero or more inputs and that drives one output. A literal, introduced above, is a degenerate kind of node that has no inputs and drives a constant value on its output. One way to create and wire together nodes is using textual expressions. For example, we can express a simple combinational logic circuit using the following expression:

```
(a & b) | (~c & d)
```

The syntax should look familiar, with `&` and `|` representing bitwise-AND and -OR respectively, and `~` representing bitwise-NOT. The names `a` through `d` represent named wires of some (unspecified) width.

Any simple expression can be converted directly into a circuit tree, with named wires at the leaves and operators forming the internal nodes. The final circuit output of the expression is taken from the operator at the root of the tree, in this example, the bitwise-OR.

Simple expressions can build circuits in the shape of trees, but to construct circuits in the shape of arbitrary directed acyclic graphs (DAGs), we need to describe fan-out. In Chisel, we do this by naming

a wire that holds a subexpression that we can then reference multiple times in subsequent expressions. We name a wire in Chisel by declaring a variable. For example, consider the select expression, which is used twice in the following multiplexer description:

```
val sel = a | b
val out = (sel & in1) | (~sel & in0)
```

The keyword `val` is part of Scala, and is used to name variables that have values that won't change. It is used here to name the Chisel wire, `sel`, holding the output of the first bitwise-OR operator so that the output can be used multiple times in the second expression.

## 5 Builtin Operators

Chisel defines a set of hardware operators for the builtin types shown in Table ??.

### 5.1 Bitwidth Inference

Users are required to set bitwidths of ports and registers, but otherwise, bit widths on wires are automatically inferred unless set manually by the user. The bit-width inference engine starts from the graph's input ports and calculates node output bit widths from their respective input bit widths according to the following set of rules:

operation	bit width
$z = x + y$	$wz = \max(wx, wy)$
$z = x - y$	$wz = \max(wx, wy)$
$z = x \& y$	$wz = \min(wx, wy)$
$z = \text{Mux}(c, x, y)$	$wz = \max(wx, wy)$
$z = w * y$	$wz = wx + wy$
$z = x \ll n$	$wz = wx + \text{maxNum}(n)$
$z = x \gg n$	$wz = wx - \text{minNum}(n)$
$z = \text{Cat}(x, y)$	$wz = wx + wy$
$z = \text{Fill}(n, x)$	$wz = wx * \text{maxNum}(n)$

where for instance  $wz$  is the bit width of wire  $z$ , and the  $\&$  rule applies to all bitwise logical operations.

The bit-width inference process continues until no bit width changes. Except for right shifts by known constant amounts, the bit-width inference rules specify output bit widths that are never smaller than the input bit widths, and thus, output bit widths either grow or stay the same. Furthermore, the width of a register must be specified by the user either explicitly or from the bitwidth of the reset value or the *next* parameter. From these two requirements, we can show that the bit-width inference process will converge to a fixpoint.

---

*Our choice of operator names was constrained by the*

*Scala language. We have to use triple equals `===` for equality and `!=` for inequality to allow the native Scala equals operator to remain usable.*

*We are also planning to add further operators that constrain bitwidth to the larger of the two inputs.*

## 6 Functional Abstraction

We can define functions to factor out a repeated piece of logic that we later reuse multiple times in a design. For example, we can wrap up our earlier example of a simple combinational logic block as follows:

```
def clb(a: UInt, b: UInt, c: UInt, d: UInt): UInt =
  (a & b) | (~c & d)
```

where `clb` is the function which takes `a`, `b`, `c`, `d` as arguments and returns a wire to the output of a boolean circuit. The `def` keyword is part of Scala and introduces a function definition, with each argument followed by a colon then its type, and the function return type given after the colon following the argument list. The equals (`=`) sign separates the function argument list from the function definition.

We can then use the block in another circuit as follows:

```
val out = clb(a,b,c,d)
```

We will later describe many powerful ways to use functions to construct hardware using Scala's functional programming support.

## 7 Bundles and Vecs

`Bundle` and `Vec` are classes that allow the user to expand the set of Chisel datatypes with aggregates of other types.

Bundles group together several named fields of potentially different types into a coherent unit, much like a `struct` in C. Users define their own bundles by defining a class as a subclass of `Bundle`:

```
class MyFloat extends Bundle {
  val sign      = Bool()
  val exponent  = UInt(width = 8)
  val significand = UInt(width = 23)
}

val x = new MyFloat()
val xs = x.sign
```

A Scala convention is to capitalize the name of new classes and we suggest you follow that convention in Chisel too. The `width` named parameter to the `UInt` constructor specifies the number of bits in the type.

Example	Explanation
Bitwise operators. Valid on SInt, UInt, Bool.	
<pre>val invertedX = ~x val hiBits = x &amp; UInt("h_ffff_0000") val flagsOut = flagsIn   overflow val flagsOut = flagsIn ^ toggle</pre>	Bitwise NOT Bitwise AND Bitwise OR Bitwise XOR
Bitwise reductions. Valid on SInt and UInt. Returns Bool.	
<pre>val allSet = andR(x) val anySet = orR(x) val parity = xorR(x)</pre>	AND reduction OR reduction XOR reduction
Equality comparison. Valid on SInt, UInt, and Bool. Returns Bool.	
<pre>val equ = x === y val neq = x != y</pre>	Equality Inequality
Shifts. Valid on SInt and UInt.	
<pre>val twoToTheX = SInt(1) &lt;&lt; x val hiBits = x &gt;&gt; UInt(16)</pre>	Logical left shift. Right shift (logical on UInt and& arithmetic on SInt).
Bitfield manipulation. Valid on SInt, UInt, and Bool.	
<pre>val xLSB = x(0) val xTopNibble = x(15,12) val usDebt = Fill(3, UInt("hA")) val float = Cat(sign,exponent,mantissa)</pre>	Extract single bit, LSB has index 0. Extract bit field from end to start bit position. Replicate a bit string multiple times. Concatenates bit fields, with first argument on left.
Logical operations. Valid on Bools.	
<pre>val sleep = !busy val hit = tagMatch &amp;&amp; valid val stall = src1busy    src2busy val out = Mux(sel, inTrue, inFalse)</pre>	Logical NOT Logical AND Logical OR Two-input mux where sel is a Bool
Arithmetic operations. Valid on Nums: SInt and UInt.	
<pre>val sum = a + b val diff = a - b val prod = a * b val div = a / b val mod = a % b</pre>	Addition Subtraction Multiplication Division Modulus
Arithmetic comparisons. Valid on Nums: SInt and UInt. Returns Bool.	
<pre>val gt = a &gt; b val gte = a &gt;= b val lt = a &lt; b val lte = a &lt;= b</pre>	Greater than Greater than or equal Less than Less than or equal

Table 1: Chisel operators on builtin data types.

Vecs create an indexable vector of elements, and are constructed as follows:

```
// Vector of 5 23-bit signed integers.
val myVec = Vec.fill(5){ SInt(width = 23) }

// Connect to one element of vector.
val reg3 = myVec(3)
```

(Note that we have to specify the type of the Vec elements inside the trailing curly brackets, as we have to pass the bitwidth parameter into the SInt constructor.)

The set of primitive classes (SInt, UInt, and Bool) plus the aggregate classes (Bundles and Vecs) all inherit from a common superclass, Data. Every object that ultimately inherits from Data can be represented as a bit vector in a hardware design.

Bundles and Vecs can be arbitrarily nested to build complex data structures:

```
class BigBundle extends Bundle {
  // Vector of 5 23-bit signed integers.
  val myVec = Vec.fill(5) { SInt(width = 23) }
  val flag = Bool()
  // Previously defined bundle.
  val f = new MyFloat()
}
```

Note that the builtin Chisel primitive and aggregate classes do not require the new when creating an instance, whereas new user datatypes will. A Scala apply constructor can be defined so that a user datatype also does not require new, as described in Section ??.

## 8 Ports

Ports are used as interfaces to hardware components. A port is simply any Data object that has directions assigned to its members.

Chisel provides port constructors to allow a direction to be added (input or output) to an object at construction time. Primitive port constructors take the direction as the first argument (where the direction is INPUT or OUTPUT) and the number of bits as the second argument (except booleans which are always one bit).

An example port declaration is as follows:

```
class Decoupled extends Bundle {
  val ready = Bool(OUTPUT)
  val data = UInt(INPUT, 32)
  val valid = Bool(INPUT)
}
```

After defining Decoupled, it becomes a new type that can be used as needed for module interfaces or for

named collections of wires.

The direction of an object can also be assigned at instantiation time:

```
class ScaleIO extends Bundle {
  val in = new MyFloat().asInput
  val scale = new MyFloat().asInput
  val out = new MyFloat().asOutput
}
```

The methods asInput and asOutput force all modules of the data object to the requested direction.

By folding directions into the object declarations, Chisel is able to provide powerful wiring constructs described later.

## 9 Modules

Chisel *modules* are very similar to Verilog *modules* in defining a hierarchical structure in the generated circuit. The hierarchical module namespace is accessible in downstream tools to aid in debugging and physical layout. A user-defined module is defined as a *class* which:

- inherits from Module,
- contains an interface stored in a port field named io, and
- wires together subcircuits in its constructor.

As an example, consider defining your own two-input multiplexer as a module:

```
class Mux2 extends Module {
  val io = new Bundle{
    val sel = UInt(INPUT, 1)
    val in0 = UInt(INPUT, 1)
    val in1 = UInt(INPUT, 1)
    val out = UInt(OUTPUT, 1)
  }
  io.out := (io.sel & io.in1) | (~io.sel & io.in0)
}
```

The wiring interface to a module is a collection of ports in the form of a Bundle. The interface to the module is defined through a field named io. For Mux2, io is defined as a bundle with four fields, one for each multiplexer port.

The := assignment operator, used here in the body of the definition, is a special operator in Chisel that wires the input of left-hand side to the output of the right-hand side.

### 9.1 Module Hierarchy

We can now construct circuit hierarchies, where we build larger modules out of smaller sub-modules. For




Figure 1: DUT run using a Tester object in Scala with stdin and stdout connected

example, we can build a 4-input multiplexer module in terms of the Mux2 module by wiring together three 2-input multiplexers:

```

class Mux4 extends Module {
  val io = new Bundle {
    val in0 = UInt(INPUT, 1)
    val in1 = UInt(INPUT, 1)
    val in2 = UInt(INPUT, 1)
    val in3 = UInt(INPUT, 1)
    val sel = UInt(INPUT, 2)
    val out = UInt(OUTPUT, 1)
  }

  val m0 = Module(new Mux2())
  m0.io.sel := io.sel(0)
  m0.io.in0 := io.in0; m0.io.in1 := io.in1

  val m1 = Module(new Mux2())
  m1.io.sel := io.sel(0)
  m1.io.in0 := io.in2; m1.io.in1 := io.in3

  val m3 = Module(new Mux2())
  m3.io.sel := io.sel(1)
  m3.io.in0 := m0.io.out; m3.io.in1 := m1.io.out

  io.out := m3.io.out
}

```

We again define the module interface as `io` and wire up the inputs and outputs. In this case, we create three Mux2 children modules, using the `Module` constructor function and the Scala `new` keyword to create a new object. We then wire them up to one another and to the ports of the Mux4 interface.

## 10 Running and Testing Examples

Now that we have defined modules, we will discuss how we actually run and test a circuit. Chisel translates into either C++ or Verilog. In order to build a circuit we need to call `chiselMain`:

```

object tutorial {
  def main(args: Array[String]) = {
    chiselMain(args, () => Module(new Mux2()))
  }
}

```

Testing is a crucial part of circuit design, and thus in Chisel we provide a mechanism for testing circuits by providing test vectors within Scala using subclasses of the `Tester` class:

```

class Tester[T <: Module] (val c: T, val isTrace: Boolean = true) {
  var t: Int
  val rnd: Random
  def int(x: Boolean): BigInt
  def int(x: Int): BigInt
  def int(x: Bits): BigInt
  def reset(n: Int = 1)
  def step(n: Int): Int
  def pokeAt(data: Mem[T], index: Int, x: BigInt)
  def poke(data: Bits, x: BigInt)
  def poke(data: Aggregate, x: Array[BigInt])
  def peekAt(data: Mem[T], index: Int)
  def peek(data: Bits): BigInt
  def peek(data: Aggregate): Array[BigInt]
  def expect(good: Boolean, msg: String): Boolean
  def expect(data: Bits, target: BigInt): Boolean
}

```

which binds a tester to a module and allows users to write tests using the given debug protocol. In particular, users utilize:

- `poke` to set input port and state values,
- `step` to execute the circuit one time unit,
- `peek` to read port and state values, and
- `expect` to compare peeked circuit values to expected arguments.

Users connect tester instances to modules using:

```

object chiselMainTest {
  def apply[T <: Module]
    (args: Array[String], comp: () => T)(
      tester: T => Tester[T]): T
}

```

When `--test` is given as an argument to `chiselMainTest`, a tester instance runs the Design Under Test (DUT) in a separate process with stdin and stdout connected so that debug commands can be sent to the DUT and responses can be received from the DUT as shown in Figure ??.

For example, in the following:

```

class Mux2Tests(c: Mux2) extends Tester(c) {
  val n = pow(2, 3).toInt
  for (s <- 0 until 2) {
    for (i0 <- 0 until 2) {
      for (i1 <- 0 until 2) {
        poke(c.io.sel, s)
        poke(c.io.in1, i1)
        poke(c.io.in0, i0)
        step(1)
        expect(c.io.out, (if (s == 1) i1 else i0))
      }
    }
  }
}

```



```
}
}
```

assignments for each input of Mux2 is set to the appropriate values using poke. For this particular example, we are testing the Mux2 by hardcoding the inputs to some known values and checking if the output corresponds to the known one. To do this, on each iteration we generate appropriate inputs to the module and tell the simulation to assign these values to the inputs of the device we are testing c, step the circuit, and test the expected value. Finally, the following shows how the tester is invoked:

```
chiselMainTest(args + "--test", () => Module(new Mux2())){
  c => new Mux2Tests(c)
}
```

Other command arguments are as follows:

```
--targetDir    target pathname prefix
--genHarness    generate harness file for C++
--backend v     generate verilog
--backend c     generate C++ (default)
--vcd           enable vcd dumping
--debug         put all wires in class file
```

## 11 State Elements

The simplest form of state element supported by Chisel is a positive edge-triggered register, which can be instantiated as:

```
val reg = Reg(next = in)
```

This circuit has an output that is a copy of the input signal in delayed by one clock cycle. Note that we do not have to specify the type of Reg as it will be automatically inferred from its input when instantiated in this way. In the current version of Chisel, clock and reset are global signals that are implicitly included where needed.

Using registers, we can quickly define a number of useful circuit constructs. For example, a rising-edge detector that takes a boolean signal in and outputs true when the current value is true and the previous value is false is given by:

```
def risingEdge(x: Bool) = x && !Reg(next = x)
```

Counters are an important sequential circuit. To construct an up-counter that counts up to a maximum value, max, then wraps around back to zero (i.e., modulo max+1), we write:

```
def counter(max: UInt) = {
  val x = Reg(init = UInt(0, max.getWidth))
  x := Mux(x === max, UInt(0), x + UInt(1))
  x
}
```

```
}
```

The counter register is created in the counter function with a reset value of 0 (with width large enough to hold max), to which the register will be initialized when the global reset for the circuit is asserted. The := assignment to x in counter wires an update combinational circuit which increments the counter value unless it hits the max at which point it wraps back to zero. Note that when x appears on the right-hand side of an assignment, its output is referenced, whereas when on the left-hand side, its input is referenced.

Counters can be used to build a number of useful sequential circuits. For example, we can build a pulse generator by outputting true when a counter reaches zero:

```
// Produce pulse every n cycles.
def pulse(n: UInt) = counter(n - UInt(1)) === UInt(0)
```

A square-wave generator can then be toggled by the pulse train, toggling between true and false on each pulse:

```
// Flip internal state when input true.
def toggle(p: Bool) = {
  val x = Reg(init = Bool(false))
  x := Mux(p, !x, x)
  x
}

// Square wave of a given period.
def squareWave(period: UInt) = toggle(pulse(period/2))
```

### 11.1 Forward Declarations

Purely combinational circuits cannot have cycles between nodes, and Chisel will report an error if such a cycle is detected. Because they do not have cycles, combinational circuits can always be constructed in a feed-forward manner, by adding new nodes whose inputs are derived from nodes that have already been defined. Sequential circuits naturally have feedback between nodes, and so it is sometimes necessary to reference an output wire before the producing node has been defined. Because Scala evaluates program statements sequentially, we allow data nodes to serve as a wire providing a declaration of a node that can be used immediately, but whose input will be set later. For example, in a simple CPU, we need to define the pcPlus4 and brTarget wires so they can be referenced before defined:

```
val pcPlus4 = UInt()
val brTarget = UInt()
val pcNext = Mux(io.ctrl.pcSel, brTarget, pcPlus4)
val pcReg = Reg(next = pcNext, init = UInt(0, 32))
pcPlus4 := pcReg + UInt(4)
```

```
...
brTarget := addOut
```

The wiring operator `:=` is used to wire up the connection after `pcReg` and `addOut` are defined.

## 11.2 Conditional Updates

In our previous examples using registers, we simply wired the combinational logic blocks to the inputs of the registers. When describing the operation of state elements, it is often useful to instead specify when updates to the registers will occur and to specify these updates spread across several separate statements. Chisel provides conditional update rules in the form of the `when` construct to support this style of sequential logic description. For example,

```
val r = Reg(init = UInt(0, 16))
when (cond) {
  r := r + UInt(1)
}
```

where register `r` is updated at the end of the current clock cycle only if `cond` is `true`. The argument to `when` is a predicate circuit expression that returns a `Bool`. The update block following `when` can only contain update statements using the assignment operator `:=`, simple expressions, and named wires defined with `val`.

In a sequence of conditional updates, the last conditional update whose condition is true takes priority. For example,

```
when (c1) { r := UInt(1) }
when (c2) { r := UInt(2) }
```

leads to `r` being updated according to the following truth table:

c1	c2	r	
0	0	r	r unchanged
0	1	2	
1	0	1	
1	1	2	c2 takes precedence over c1

Figure ?? shows how each conditional update can be viewed as inserting a mux before the input of a register to select either the update expression or the previous input according to the `when` predicate. In addition, the predicate is OR-ed into an enable signal that drives the load enable of the register. The compiler places initialization values at the beginning of the chain so that if no conditional updates fire in a clock cycle, the load enable of the register will be deasserted and the register value will not change.

Chisel provides some syntactic sugar for other common forms of conditional update. The `unless`




Figure 2: Equivalent hardware constructed for conditional updates. Each `when` statement adds another level of data mux and ORs the predicate into the enable chain. The compiler effectively adds the termination values to the end of the chain automatically.

`unless` construct is the same as `when` but negates its condition. In other words,

```
unless (c) { body }
```

is the same as

```
when (!c) { body }
```

The update block can target multiple registers, and there can be different overlapping subsets of registers present in different update blocks. Each register is only affected by conditions in which it appears. The same is possible for combinational circuits (update of a `Wire`). Note that all combinational circuits need a default value. For example:

```
r := SInt(3); s := SInt(3)
when (c1) { r := SInt(1); s := SInt(1) }
when (c2) { r := SInt(2) }
```

leads to `r` and `s` being updated according to the following truth table:

c1	c2	r	s
0	0	3	3
0	1	2	3
1	0	1	1
1	1	2	1

*We are considering adding a different form of conditional update, where only a single update block will take effect. These atomic updates are similar to Bluespec guarded atomic actions.*



Conditional update constructs can be nested and any given block is executed under the conjunction of all outer nesting conditions. For example,

```
when (a) { when (b) { body } }
```

is the same as:

```
when (a && b) { body }
```

Conditionals can be chained together using `when`, `.elsewhen`, `.otherwise` corresponding to `if`, `else if` and `else` in Scala. For example,

```
when (c1) { u1 }
.elsewhen (c2) { u2 }
.otherwise { ud }
```

is the same as:

```
when (c1) { u1 }
when (!c1 && c2) { u2 }
when (!(c1 || c2)) { ud }
```

We introduce the `switch` statement for conditional updates involving a series of comparisons against a common key. For example,

```
switch(idx) {
  is(v1) { u1 }
  is(v2) { u2 }
}
```

is equivalent to:

```
when (idx === v1) { u1 }
.elsewhen (idx === v2) { u2 }
```

Chisel also allows a `Wire`, i.e., the output of some combinational logic, to be the target of conditional update statements to allow complex combinational logic expressions to be built incrementally. Chisel does not allow a combinational output to be incompletely specified and will report an error if an unconditional update is not encountered for a combinational output.

---

*In Verilog, if a procedural specification of a combinational logic block is incomplete, a latch will silently be inferred causing many frustrating bugs.*

*It could be possible to add more analysis to the Chisel compiler, to determine if a set of predicates covers all possibilities. But for now, we require a single predicate that is always true in the chain of conditional updates to a Wire.*

## 11.3 Finite State Machines

A common type of sequential circuit used in digital design is a Finite State Machine (FSM). An example of a simple FSM is a parity generator:

```
class Parity extends Module {
  val io = new Bundle {
    val in  = Bool(dir = INPUT)
    val out = Bool(dir = OUTPUT) }
  val s_even :: s_odd :: Nil = Enum(UInt(), 2)
  val state = Reg(init = s_even)
  when (io.in) {
    when (state === s_even) { state := s_odd }
    when (state === s_odd)  { state := s_even }
  }
  io.out := (state === s_odd)
}
```

where `Enum(UInt(), 2)` generates two `UInt` literals. States are updated when `in` is true. It is worth noting that all of the mechanisms for FSMs are built upon registers, wires, and conditional updates.

Below is a more complicated FSM example which is a circuit for accepting money for a vending machine:

```
class VendingMachine extends Module {
  val io = new Bundle {
    val nickel = Bool(dir = INPUT)
    val dime   = Bool(dir = INPUT)
    val valid   = Bool(dir = OUTPUT) }
  val s_idle :: s_5 :: s_10 :: s_15 :: s_ok :: Nil =
    Enum(UInt(), 5)
  val state = Reg(init = s_idle)
  when (state === s_idle) {
    when (io.nickel) { state := s_5 }
    when (io.dime)  { state := s_10 }
  }
  when (state === s_5) {
    when (io.nickel) { state := s_10 }
    when (io.dime)  { state := s_15 }
  }
  when (state === s_10) {
    when (io.nickel) { state := s_15 }
    when (io.dime)  { state := s_ok }
  }
  when (state === s_15) {
    when (io.nickel) { state := s_ok }
    when (io.dime)  { state := s_ok }
  }
  when (state === s_ok) {
    state := s_idle
  }
  io.valid := (state === s_ok)
}
```

Here is the vending machine FSM defined with `switch` statement:

```
class VendingMachine extends Module {
  val io = new Bundle {
    val nickel = Bool(dir = INPUT)
    val dime   = Bool(dir = INPUT)
    val valid   = Bool(dir = OUTPUT) }
  val s_idle :: s_5 :: s_10 :: s_15 :: s_ok :: Nil =
    Enum(UInt(), 5)
  val state = Reg(init = s_idle)

  switch (state) {
    is (s_idle) {
```

```

    when (io.nickel) { state := s_5 }
    when (io.dime) { state := s_10 }
  }
  is (s_5) {
    when (io.nickel) { state := s_10 }
    when (io.dime) { state := s_15 }
  }
  is (s_10) {
    when (io.nickel) { state := s_15 }
    when (io.dime) { state := s_ok }
  }
  is (s_15) {
    when (io.nickel) { state := s_ok }
    when (io.dime) { state := s_ok }
  }
  is (s_ok) {
    state := s_idle
  }
}
io.valid := (state === s_ok)
}

```

## 12 Memories

Chisel provides facilities for creating both read only and read/write memories.

### 12.1 ROM

Users can define read only memories with a `Vec`:

```

Vec(inits: Seq[T])
Vec(elt0: T, elts: T*)

```

where `inits` is a sequence of initial `Data` literals that initialize the ROM. For example, users can create a small ROM initialized to 1, 2, 4, 8 and loop through all values using a counter as an address generator as follows:

```

val m = Vec(Array(UInt(1), UInt(2), UInt(4), UInt(8)))
val r = m(counter(UInt(m.length)))

```

We can create an `n` value sine lookup table using a ROM initialized as follows:

```

def sinTable (amp: Double, n: Int) = {
  val times =
    Range(0, n, 1).map(i => (i*2*Pi)/(n.toDouble-1) - Pi)
  val inits =
    times.map(t => SInt(round(amp * sin(t)), width = 32))
  Vec(inits)
}
def sinWave (amp: Double, n: Int) =
  sinTable(amp, n)(counter(UInt(n))

```

where `amp` is used to scale the fixpoint values stored in the ROM.

### 12.2 Mem

Memories are given special treatment in Chisel since hardware implementations of memory have many variations, e.g., FPGA memories are instantiated quite differently from ASIC memories. Chisel defines a memory abstraction that can map to either simple Verilog behavioral descriptions, or to instances of memory modules that are available from external memory generators provided by foundry or IP vendors.

Chisel supports random-access memories via the `Mem` construct. Writes to Mems are positive-edge-triggered and reads are either combinational or positive-edge-triggered.<sup>1</sup>

```

object Mem {
  def apply[T <: Data](type: T, depth: Int,
    seqRead: Boolean = false): Mem
}

class Mem[T <: Data](type: T, depth: Int,
  seqRead: Boolean = false)
  extends Updateable {
  def apply(idx: UInt): T
}

```

Ports into Mems are created by applying a `UInt` index. A 32-entry register file with one write port and two combinational read ports might be expressed as follows:

```

val rf = Mem(UInt(width = 64), 32)
when (wen) { rf(waddr) := wdata }
val dout1 = rf(waddr1)
val dout2 = rf(waddr2)

```

If the optional parameter `seqRead` is set, Chisel will attempt to infer sequential read ports when the read address is a `Reg`. A one-read port, one-write port SRAM might be described as follows:

```

val ram1rlw =
  Mem(UInt(width = 32), 1024, seqRead = true)
val reg_raddr = Reg(UInt())
when (wen) { ram1rlw(waddr) := wdata }
when (ren) { reg_raddr := raddr }
val rdata = ram1rlw(reg_raddr)

```

Single-ported SRAMs can be inferred when the read and write conditions are mutually exclusive in the same when chain:

```

val ram1p =
  Mem(UInt(width = 32), 1024, seqRead = true)
val reg_addr = Reg(UInt())
when (wen) { ram1p(addr) := wdata }
.elsewhen (ren) { reg_addr := addr }
val rdata = ram1p(reg_addr)

```

<sup>1</sup>Current FPGA technology does not support combinational (asynchronous) reads (anymore). The read address needs to be registered.

If the same Mem address is both written and sequentially read on the same clock edge, or if a sequential read enable is cleared, then the read data is undefined.

Mem also supports write masks for subword writes. A given bit is written if the corresponding mask bit is set.

```
val ram = Mem(UInt(width = 32), 256)
when (wen) { ram.write(waddr, wdata, wmask) }
```

## 13 Interfaces and Bulk Connections

For more sophisticated modules it is often useful to define and instantiate interface classes while defining the IO for a module. First and foremost, interface classes promote reuse allowing users to capture once and for all common interfaces in a useful form. Secondly, interfaces allow users to dramatically reduce wiring by supporting *bulk connections* between producer and consumer modules. Finally, users can make changes in large interfaces in one place reducing the number of updates required when adding or removing pieces of the interface.

### 13.1 Port Classes, Subclasses, and Nesting

As we saw earlier, users can define their own interfaces by defining a class that subclasses Bundle. For example, a user could define a simple link for handshaking data as follows:

```
class SimpleLink extends Bundle {
  val data = UInt(16, OUTPUT)
  val valid = Bool(OUTPUT)
}
```

We can then extend SimpleLink by adding parity bits using bundle inheritance:

```
class PLink extends SimpleLink {
  val parity = UInt(5, OUTPUT)
}
```

In general, users can organize their interfaces into hierarchies using inheritance.

From there we can define a filter interface by nesting two PLinks into a new FilterIO bundle:

```
class FilterIO extends Bundle {
  val x = new PLink().flip
  val y = new PLink()
}
```

where flip recursively changes the “gender” of a bundle, changing input to output and output to input.

We can now define a filter by defining a filter class extending module:

```
class Filter extends Module {
  val io = new FilterIO()
  ...
}
```

where the io field contains FilterIO.

### 13.2 Bundle Vectors

Beyond single elements, vectors of elements form richer hierarchical interfaces. For example, in order to create a crossbar with a vector of inputs, producing a vector of outputs, and selected by a UInt input, we utilize the Vec constructor:

```
class CrossbarIo(n: Int) extends Bundle {
  val in = Vec.fill(n){ new PLink().flip() }
  val sel = UInt(INPUT, sizeof(n))
  val out = Vec.fill(n){ new PLink() }
}
```

where Vec takes a size as the first argument and a block returning a port as the second argument.

### 13.3 Bulk Connections

We can now compose two filters into a filter block as follows:

```
class Block extends Module {
  val io = new FilterIO()
  val f1 = Module(new Filter())
  val f2 = Module(new Filter())

  f1.io.x <= io.x
  f1.io.y <= f2.io.x
  f2.io.y <= io.y
}
```

where <= bulk connects interfaces of opposite gender between sibling modules or interfaces of same gender between parent/child modules. Bulk connections connect leaf ports of the same name to each other. After all connections are made and the circuit is being elaborated, Chisel warns users if ports have other than exactly one connection to them.

### 13.4 Interface Views

Consider a simple CPU consisting of control path and data path submodules and host and memory interfaces shown in Figure ?? . In this CPU we can see that the control path and data path each connect




Figure 3: Simple CPU involving control and data path submodules and host and memory interfaces.

only to a part of the instruction and data memory interfaces. Chisel allows users to do this with partial fulfillment of interfaces. A user first defines the complete interface to a ROM and Mem as follows:

```
class RomIo extends Bundle {
  val isVal = Bool(INPUT)
  val raddr = UInt(INPUT, 32)
  val rdata = UInt(OUTPUT, 32)
}

class RamIo extends RomIo {
  val isWr = Bool(INPUT)
  val wdata = UInt(INPUT, 32)
}
```

Now the control path can build an interface in terms of these interfaces:

```
class CpathIo extends Bundle {
  val imem = RomIo().flip()
  val dmem = RamIo().flip()
  ...
}
```

and the control and data path modules can be built by partially assigning to this interfaces as follows:

```
class Cpath extends Module {
  val io = new CpathIo();
  ...
  io.imem.isVal := ...;
  io.dmem.isVal := ...;
  io.dmem.isWr := ...;
  ...
}

class Dpath extends Module {
```

```
  val io = new DpathIo();
  ...
  io.imem.raddr := ...;
  io.dmem.raddr := ...;
  io.dmem.wdata := ...;
  ...
}
```

We can now wire up the CPU using bulk connects as we would with other bundles:

```
class Cpu extends Module {
  val io = new CpuIo()
  val c = Module(new CtlPath())
  val d = Module(new DatPath())
  c.io.ctl <= d.io.ctl
  c.io.dat <= d.io.dat
  c.io.imem <= io.imem
  d.io.imem <= io.imem
  c.io.dmem <= io.dmem
  d.io.dmem <= io.dmem
  d.io.host <= io.host
}
```

Repeated bulk connections of partially assigned control and data path interfaces completely connect up the CPU interface.

## 14 Functional Creation of Modules

It is also useful to be able to make a functional interface for module construction. For instance, we could build a constructor that takes multiplexer inputs as parameters and returns the multiplexer output:

```
object Mux2 {
  def apply (sel: UInt, in0: UInt, in1: UInt) = {
    val m = new Mux2()
    m.io.in0 := in0
    m.io.in1 := in1
    m.io.sel := sel
    m.io.out
  }
}
```

where object `Mux2` creates a Scala singleton object on the `Mux2` module class, and `apply` defines a method for creation of a `Mux2` instance. With this `Mux2` creation function, the specification of `Mux4` now is significantly simpler.

```
class Mux4 extends Module {
  val io = new Bundle {
    val in0 = UInt(INPUT, 1)
    val in1 = UInt(INPUT, 1)
    val in2 = UInt(INPUT, 1)
    val in3 = UInt(INPUT, 1)
    val sel = UInt(INPUT, 2)
    val out = UInt(OUTPUT, 1)
  }
  io.out := Mux2(io.sel(1),
```

```

    Mux2(io.sel(0), io.in0, io.in1),
    Mux2(io.sel(0), io.in2, io.in3))
}

```

Selecting inputs is so useful that Chisel builds it in and calls it `Mux`. However, unlike `Mux2` defined above, the builtin version allows any datatype on `in0` and `in1` as long as they have a common super class. In Section ?? we will see how to define this ourselves.

Chisel provides `MuxCase` which is an n-way `Mux`

```
MuxCase(default, Array(c1 -> a, c2 -> b, ...))
```

where each condition / value is represented as a tuple in a Scala array and where `MuxCase` can be translated into the following `Mux` expression:

```
Mux(c1, a, Mux(c2, b, Mux(..., default)))
```

Chisel also provides `MuxLookup` which is an n-way indexed multiplexer:

```
MuxLookup(idx, default,
  Array(UInt(0) -> a, UInt(1) -> b, ...))
```

which can be rewritten in terms of `MuxCase` as follows:

```
MuxCase(default,
  Array((idx == UInt(0)) -> a,
        (idx == UInt(1)) -> b, ...))
```

Note that the cases (eg. `c1`, `c2`) must be in parentheses.

## 15 Polymorphism and Parameterization

Scala is a strongly typed language and uses parameterized types to specify generic functions and classes. In this section, we show how Chisel users can define their own reusable functions and classes using parameterized classes.

---

*This section is advanced and can be skipped at first reading.*

### 15.1 Parameterized Functions

Earlier we defined `Mux2` on `Bool`, but now we show how we can define a generic multiplexer function. We define this function as taking a boolean condition and `con` and `alt` arguments (corresponding to then and else expressions) of type `T`:

```
def Mux[T <: Bits](c: Bool, con: T, alt: T): T { ... }
```

where `T` is required to be a subclass of `Bits`. Scala ensures that in each usage of `Mux`, it can find a common superclass of the actual `con` and `alt` argument

types, otherwise it causes a Scala compilation type error. For example,

```
Mux(c, UInt(10), UInt(11))
```

yields a `UInt` wire because the `con` and `alt` arguments are each of type `UInt`.

We now present a more advanced example of parameterized functions for defining an inner product FIR digital filter generically over Chisel `Num`'s. The inner product FIR filter can be mathematically defined as:

$$y[t] = \sum_j w_j * x_j[t - j] \quad (1)$$

where  $x$  is the input and  $w$  is a vector of weights. In Chisel this can be defined as:

```
def delays[T <: Data](x: T, n: Int): List[T] =
  if (n <= 1) List(x) else x :: Delays(RegNext(x), n-1)

def FIR[T <: Data with Num[T]](ws: Seq[T], x: T): T =
  (ws, Delays(x, ws.length)).zipped.
  map(_ * _).reduce(_ + _)
```

where `delays` creates a list of incrementally increasing delays of its input and `reduce` constructs a reduction circuit given a binary combiner function `f`. In this case, `reduce` creates a summation circuit. Finally, the `FIR` function is constrained to work on inputs of type `Num` where Chisel multiplication and addition are defined.

### 15.2 Parameterized Classes

Like parameterized functions, we can also parameterize classes to make them more reusable. For instance, we can generalize the `FilterIO` class to use any kind of link. We do so by parameterizing the `FilterIO` class and defining the constructor to take a zero argument type constructor function as follow:

```
class FilterIO[T <: Data](type: T) extends Bundle {
  val x = type.asInput.flip
  val y = type.asOutput
}
```

We can now define `Filter` by defining a module class that also takes a link type constructor argument and passes it through to the `FilterIO` interface constructor:

```
class Filter[T <: Data](type: T) extends Module {
  val io = new FilterIO(type)
  ...
}
```

We can now define a `PLink` based `Filter` as follows:

```
val f = Module(new Filter(new PLink()))
```

where the curly braces { } denote a zero argument function (aka thunk) that in this case creates the link type.

A generic FIFO could be defined as shown in Figure ?? and used as follows:

```
class DataBundle extends Bundle {
  val A = UInt(width = 32)
  val B = UInt(width = 32)
}

object FifoDemo {
  def apply () = new Fifo(new DataBundle, 32)
}

class Fifo[T <: Data] (type: T, n: Int)
  extends Module {
  val io = new Bundle {
    val enq_val = Bool(INPUT)
    val enq_rdy = Bool(OUTPUT)
    val deq_val = Bool(OUTPUT)
    val deq_rdy = Bool(INPUT)
    val enq_dat = type.asInput
    val deq_dat = type.asOutput
  }

  val enq_ptr = Reg(init = UInt(0, sizeof(n)))
  val deq_ptr = Reg(init = UInt(0, sizeof(n)))
  val is_full = Reg(init = Bool(false))
  val do_enq = io.enq_rdy && io.enq_val
  val do_deq = io.deq_rdy && io.deq_val
  val is_empty = !is_full && (enq_ptr == deq_ptr)
  val deq_ptr_inc = deq_ptr + UInt(1)
  val enq_ptr_inc = enq_ptr + UInt(1)
  val is_full_next =
    Mux(do_enq && ~do_deq && (enq_ptr_inc == deq_ptr),
      Bool(true),
      Mux(do_deq && is_full, Bool(false), is_full))
  enq_ptr := Mux(do_enq, enq_ptr_inc, enq_ptr)
  deq_ptr := Mux(do_deq, deq_ptr_inc, deq_ptr)
  is_full := is_full_next
  val ram = Mem(n)
  when (do_enq) {
    ram(enq_ptr) := io.enq_dat
  }
  io.enq_rdy := !is_full
  io.deq_val := !is_empty
  ram(deq_ptr) <> io.deq_dat
}
```

Figure 4: Parameterized FIFO example.

It is also possible to define a generic decoupled interface:

```
class DecoupledIO[T <: Data](data: T)
  extends Bundle {
  val ready = Bool(INPUT)
  val valid = Bool(OUTPUT)
  val bits = data.clone.asOutput
}
```

This template can then be used to add a handshaking protocol to any set of signals:

```
class DecoupledDemo
  extends DecoupledIO()( new DataBundle )
```

The FIFO interface in Figure ?? can be now be simplified as follows:

```
class Fifo[T <: Data] (data: T, n: Int)
  extends Module {
  val io = new Bundle {
    val enq = new DecoupledIO( data ).flip()
    val deq = new DecoupledIO( data )
  }
  ...
}
```

## 16 Multiple Clock Domains

Chisel 2.0 introduces support of multiple clock domains.

### 16.1 Creating Clock domains

In order to use multiple clock domains, users must create multiple clocks. In Chisel, clocks are first class nodes created with a reset signal parameter and defined as follows:

```
class Clock (reset: Bool) extends Node {
  def reset: Bool // returns reset pin
}
```

In Chisel there is a builtin implicit clock that state elements use by default:

```
var implicitClock = new Clock( implicitReset )
```

The clock for state elements and modules can be defined using an additional named parameter called clock:

```
Reg(... clock: Clock = implicitClock)
Mem(... clock: Clock = implicitClock)
Module(... clock: Clock = implicitClock)
```

### 16.2 Crossing Clock Domains

There are two ways that circuits can be defined to send data between clock domains. The first and most primitive way is by using a synchronizer circuit comprised of two registers as follows:

```
// signalA is in clock domain clockA,
// want a version in clockB as signalB
val s1 = Reg(init = UInt(0), clock = clockB)
val s2 = Reg(init = UInt(0), clock = clockB)
s1 := signalA
s2 := s1;
signalB := s2
```



Due to metastability issues, this technique is limited to communicating one bit data between domains.

The second and more general way to send data between domains is by using an asynchronous fifo:

```
class AsyncFifo[T<:Data]
  (gen: T, entries: Int, enq_clk: Clock, deq_clock:
   Clock)
  extends Module
```

When get a version of signalA from clock domains clockA to clockB by specifying the standard fifo parameters and the two clocks and then using the standard decoupled ready/valid signals:

```
val fifo =
  new AsyncFifo(UInt(width = 32), 2, clockA, clockB)
fifo.io.enq.bits := signalA
signalB := fifo.io.deq.bits
fifo.io.enq.valid := condA
fifo.io.deq.ready := condB
...
```

## 16.3 Backend Specific Multiple Clock Domains

Each Chisel backend requires the user to setup and control multiple clocks in a backend specific manner. For the purposes of showing how to drive a multi clock design, consider the example of hardware with two modules communicating using an AsyncFifo with each module on separate clocks: fastClock and slowClock.

### 16.3.1 C++

In the C++ backend, for every clock i there is a

- `size_t clk.len` field representing the clock i's period,
- `clock_lo_i` and `clock_hi_i`,
- `int reset()` function which ensures that all `clock_lo` and `clock_hi` functions are called at least once, and
- `int clock(reset)` function which computes min delta, invokes appropriate `clock_lo` and `clock_hi`'s and returns min delta used.

In order to set up a C++ simulation, the user

- initializes all period fields to desired period
- initializes all count fields to desired phase,
- calls `reset` and then
- repeated calls `clock` to step the simulation.

The following is a C++ example of a main function for the `slowClock / fastClock` example:

```
int main(int argc, char** argv) {
  ClkDomainTest_t dut;
  dut.init(1);
  dut.clk = 2;
  dut.clk_cnt = 1;
  dut.fastClock = 4;
  dut.fastClock_cnt = 0;
  dut.slowClock = 6;
  dut.slowClock_cnt = 0;
  for (int i = 0; i < 12; i++)
    dut.reset();
  for (int i = 0; i < 96; i++)
    dut.clock(LIT<1>(0));
}
```

### 16.3.2 Verilog

In Verilog,

- Chisel creates a new port for each clock / reset,
- Chisel wires all the clocks to the top module, and
- the user must create an always block clock driver for every clock i.

The following is a Verilog example of a top level harness to drive the `slowClock / fastClock` example circuit:

```
module emulator;
  reg fastClock = 0, slowClock = 0,
    resetFast = 1, resetSlow = 1;
  wire [31:0] add, mul, test;
  always #2 fastClock = ~fastClock;
  always #4 slowClock = ~slowClock;
  initial begin
    #8
    resetFast = 0;
    resetSlow = 0;
    #400
    $finish;
  end
  ClkDomainTest dut (
    .fastClock(fastClock),
    .slowClock(slowClock),
    .io_resetFast(resetFast),
    .io_resetSlow(resetSlow),
    .io_add(add), .io_mul(mul), .io_test(test));
endmodule
```

See <http://www.asic-world.com/verilog/verifaq2.html> for more information about simulating clocks in Verilog.

## 17 Acknowledgements

Many people have helped out in the design of Chisel, and we thank them for their patience, bravery, and

belief in a better way. Many Berkeley EECS students in the Isis group gave weekly feedback as the design evolved including but not limited to Yunsup Lee, Andrew Waterman, Scott Beamer, Chris Celio, etc. Yunsup Lee gave us feedback in response to the first RISC-V implementation, called TrainWreck, translated from Verilog to Chisel. Andrew Waterman and Yunsup Lee helped us get our Verilog backend up and running and Chisel TrainWreck running on an FPGA. Brian Richards was the first actual Chisel user, first translating (with Huy Vo) John Hauser's FPU Verilog code to Chisel, and later implementing generic memory blocks. Brian gave many invaluable comments on the design and brought a vast experience in hardware design and design tools. Chris Batten shared his fast multiword C++ template library that inspired our fast emulation library. Huy Vo became our undergraduate research assistant and was the first to actually assist in the Chisel implementation. We appreciate all the EECS students who participated in the Chisel bootcamp and proposed and worked on hardware design projects all of which pushed the Chisel envelope. We appreciate the work that James Martin and Alex Williams did in writing and translating network and memory controllers and non-blocking caches. Finally, Chisel's functional programming and bit-width inference ideas were inspired by earlier work on a hardware description language called Gel [?] designed in collaboration with Dany Qumsiyeh and Mark Tobenkin.

## References

- [1] Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Avižienis, Wawrzynek, J., Asanović *Chisel: Constructing Hardware in a Scala Embedded Language*. in DAC '12.
- [2] Bachrach, J., Qumsiyeh, D., Tobenkin, M. *Hardware Scripting in Gel*. in Field-Programmable Custom Computing Machines, 2008. FCCM '08. 16th.