
64 ms frame; a request at each frame end, every T = 32 ms
(a) Random offset
10 model switches per period
t0 (A)
t1 (B)
t2 (A)
t3 (D)
t4 (C)
t5 (E)
t6 (E)
t7 (A)
t8 (C)
t9 (D)
requests
E AC DE CB A D A E AC DE CB A D A E AC DE CB A D A
(b) Model-Grouped Offset Assignment
5 model switches per period
T/M = 6.4 ms
frame of request ①
frame of request ②
OA OB OC OD OE
requests
0
32
① 64
② 76.8
96
Time (ms)
(c) Arrival at the FPGA: model-group delay G(m, k) and jitter J = 0.8 ms
model C: the whole model group is 5 ms late (G(m, k)), spread stays < J
0
6.4
12.8
19.2
25.6
32
Time after the period start (ms)
arrival = Om + kT + G(m, k) (same for a model's tracks) + j(i, k) (0 ≤ j(i, k) < J)