Design Report

DESIGN A PROCESSOR FOR CONTROLLING MIXING PROCESS (CMP)

EEX7436
Processor Design
(Design Report)

By S.A.P. Kavinda 617143597

Submitted to

Department of Electrical and Computer Engineering
Faculty of Engineering Technology
The Open University of Sri Lanka

on 12/21/2023

TABLE OF CONTENTS

1	I	NTRODUCTION	2
	1.1	REQUIREMENT OF CMP	6
	1.2	INTERNAL FUNCTIONALITY OF THE PROCESSOR	7
	1.3	HOW THE CMP CAN BE USED IN A MIXING MACHINE	7
	1.4	ISA OF THE CMP	9
	1.5	BLOCK DIAGRAM FOR THE CMP	11
2	C	CONTROL UNIT OF THE PROCESSOR	12
3	Γ	DESIGN CYCLE	14
4	(COMPILED VERSION OF VHDL CODING	15
5	Γ	TEST BENCHES FOR THE PROCESSOR	33
	5.1	SIMULATION OF INTERNAL FUNCTIONS	33
6	S	SOCIAL IMPACT AND ENVIRONMENTAL ISSUES	37
7	P	PERFORMANCE	37
	7.1	POWER ANALYSIS	37
8	(COST OF DESIGN	38

1 INTRODUCTION

Mixing is defined as the reduction of inhomogeneity in order to achieve a desired process result. The inhomogeneity can be concentration, phase or temperature. Also, secondary effects such as mass transfer, reaction, and phase properties are usually critical objectives[1]. Mixing operations are necessary step for wide range of industries such as fine chemical, agrichemical, pharmaceuticals, petrochemicals, Biotechnology, polymer processing, paint and automotive, food, cosmetics, pulp and paper, mineral processing and drinking water. In all of these industries, the mixing problem mainly focuses on two factors, known as key variables in mixing.

- Time available to accomplish mixing (The time scale)
- Required scale of homogeneity (The length scale)

Both factors are different in each industry as well as each consumer product. For example, in food industry the time of mixing is depends on the recipe of the food and petroleum and pharmaceutical industries uses some catalyst to reduce the mixing time. Homogeneity is also very dependent on the industry for example in food industry some mixers use to just mix some ingredients without any chemical reactions. But in pharmaceuticals industry homogeneity is critical aspect which consider concentration variation, temperature variations and other filed specific factors also.

To do the mixing operations, process or chemical engineers use mixing machines. There are wide range of mixing machines are available in market that made to do specific things. From the traditional stirred tanks, baffling, the full range of impellers, and other tanks, pipeline mixers, High viscosity mixers, double motion mixers are uses in different industries with suitable changes as suitable to the requirements. But in controlling viewpoint, all these mixers have common attributes such as vessel controlling, sensor measuring, motor controlling (expect in static mixers). Mixing operation is vary with the type of ingredient that intent to mixing. For example, solid-solid, solid-liquid, liquid-liquid, high-viscosity liquid mixing and gas mixing required deferent types of controlling methods. Also, for the evaluate mixing process, process engineers are using field specific theories like Residence time distribution theory. Mean value and variance of some measurement is also used in most of theories as well as directly evaluate the mixing process. For obtain the data for calculations, sensors are using. Most of the cases use a array of sensors instead of use one sensor. For example, Figure 1 shows the Strain gauges mounted on the mixer shaft are a popular and reliable method of measuring torque.




Figure 1: A example for the use of array of sensors within mixers. Strain gauges mounted on the mixer shaft are a popular and reliable method of measuring torque. source [1]

There are wide range of sensors are used to evaluate the mixer such as Platinum electrode conductivity probe or optical probs for measuring solid concentration, strain gauges for measure mass or torques, thermocouples use for temperature measurements and tachometers uses to measure the actual shaft speed. For control and read each type of sensors, needs to adepts their own drivers and required to convert as suitable to the controller.

Expect of the static mixers, all mixers are uses motors to create a motion. There are various types of motors (actuators) used, Electric motors, air motors and Hydraulic Motors. Although theoretically, all the speeds are possible with in motors, practically gain some of difficulties to operate motors with all speeds. Usually, mixer speeds can vary from 3600 rpm (High-Shear Mixers) to 30 rpm. Mixing speed is a critical factor to be ensure the quality of mixer and the time scale of mixer. Also, sometimes users are required to measure the consume power of mixer. Below text is summarized common attributes used in most mixers as well as most industries.

Common attributes used in most of mixers as well as most of industries:

- 1. Most industries do their mixing operations with sequential step by step process. Each step is defined with its own attributes such as mixing speeds, mixing time, required temperature scales, pressures requirements, and so on.
- 2. Most industries and mixers are designed with a combination of sub mixing units, that includes dedicated motors (or actuators), Dedicated array of sensors and input vassals. Some industry mixing operations are required to circulation also such as in pharmaceuticals, Fermentation and Cell Culture Industries.

- 3. Mean value and variance of some measurement is also used in most of theories as well as directly evaluate the mixing process.
- 4. Speed controlling, in and out vassal controlling, pressure controlling, PH controlling, and temperature controlling can be seen in many industries.
- 5. Measure the array of sensor values for concentration, temperature, speeds, pressure, pH rates and weights are common in many industries.
- 6. Also required to additional procedures for the stop all operations in safely when occurs an emergence. Cleaning of mixers are also required routing operation in many industries.

Addition to these common attributes, some industries required specialized operation to done the mixing. Below text summarizes the few special requirements for selected industries.

Mixing in the Fine Chemicals and Pharmaceutical Industries: Required to control overmixing and particle crystallization. Also, needs to control the temperature difference within the mixer and ensure that a uniform distribution of heat. For the crystallizations, gas-liquid reactions and some mixing operations are required to control the angle of impellers also. Figure 2 shows the common impellers angles.




Figure 2: Common impellers angles

Fermentation and Cell Culture Industries: Cell culturing industry required much more controlled environment while the mixing when compared to other industries such as food. The maximum productivity, product concentration, and quality achievable depends primarily on bulk mixing and oxygen mass transfer, which in turn are governed by process operation, impeller type, and fluid properties. The viscosity of the broth will influence the bulk mixing, air dispersion, and power draw by the agitator. Therefore, proper torque measurement, speed and viscosity measurements are required. The dissolved oxygen can be fluctuated with a fixed frequency in a square- or sine-wave fashion by either varying the inlet gas composition or the fermenter head pressure to alter the liquid-phase dissolved oxygen concentration. Therefore, proper gas inlet or pressure controlling mechanism is required and control should be able to be controlling the gas by predefined ways.

Fluid Mixing Technology in the Petroleum Industry: Mixing applications in petroleum industry may be somewhat limited compared to chemical, pharmaceutical, and food manufacturing. In addition, refinery streams are less complex than specialty and fine chemicals in terms of fluid physical properties and process conditions. However, due to large volumes of petroleum streams to be mixed, mixing technology plays an important role in enhancing productivity and profitability. The refining processes involving mixing operations include making emulsion products for oil drilling, absorption of CO₂ from natural gas, crude oil–water homogenization for custody transfer, sludge suspension in crude oil storage tanks, desalting of crude oil, alkylation, caustic–oil contacting for neutralization, pH control, and more.

Mixing in the Pulp and Paper Industry: The pulp and paper industry comprises companies that use wood as raw material and produce pulp, paper, paperboard, and other cellulose-based products[2]. The most common chemical pulping process is the kraft process. Here, wood chips are treated to remove the lignin that binds the cellulose fiber to the wood matrix.

Highly Viscous Fluids, Polymers, and Pastes: Many industrially important products, such as pastes, putties, chewing gum, soap, grease, solid propellant, and some foods, fall into this category. Viscous mixing involves many applications in processes wherein the viscosity is sufficiently high (greater than 10 Pa s-1). Mixing highly viscous fluids required to draw much attention to the heat transfer, speeds and power built-up. Slow impeller speeds to limit heat buildup. These mixing industries required negative speeds also because of stop the fluid speeds. Figure 3 illustrates the requirement of negative speeds and the requirement of controlling the power and speeds of impellers in high-viscous fluids mixing.




Figure 16-6 Effect of orientation on mixing in a concentric cylinder mixer.

Figure 3: Requirement of negative speeds and the requirement of controlling the power and speeds of impellers in high-viscous fluids mixing.

1.1 Requirement of CMP

- 1. It may be able to design an algorithm to make mixing operations step by step.
- 2. Each step or profile could be able to design or edit separately and independently.
- 3. Could be able to make motors and sensor groups as can control as once. This makes easier the process engineer job.
- 4. After doing the initial configurations, process engineers can control the mixing operations as steps. Also, could be able to evaluate the mixing process by using sensor values.
- 5. For the Diagnostic proposal, each operation, input and output could be controlled separately.
- 6. When wanted, additional functionalities that are required to various industries could be able to design using basic logic functions.

1.2 Internal Functionality of the Processor

Available Resources in the processor:

#	Type of peripherals	Previous count	Changed Count
1	motor	32	31
2	Vessels	32	31
3	temp. sensors	32	31
4	pressure sensors	32	31
5	concentration sensors	32	31
6	general proposed actuators	64	31
7	general proposed sensors	32	31
8	Profiles	16	16

1.3 How the CMP can be used in a mixing machine


Since Mixing machine has many Actuators to control and many sensors to get inputs, CMP can't control them directly. Also, Actuators and sensors use different protocols and different logic families, needs to convert the CMP's IO pins, as compatible with each actuator and sensors. Drivers are responsible for above both functions. The process of sensor values reading and actuator value providing as follows.

Sensors Value Read: CMP sends the required sensor address to get the sensor output value. Driver will locate the sensor and provide appropriate value to CMP.

Actuator Value Set: Actuator values are needs to be continuously update. When Actuator driver continuously send the required actuator item and the index, CMP provides the respective value.

"Ctr_rst" is uses to reset the CMP and it. When CMP powerd up, It necessarily to be reset. Program memory (RAM) stores the instructions, and operands (Program). CMP fetch the data and execute them by getting program memory data.

This processor used RISC (Reduced Instruction Set Architecture).



1.4 ISA of the CMP

Instruction Word content:


4 bit	12 bit
Opcode	Operands

There are 9 Instructions including reset instruction.

Opcod	Mnemoni	Operand	Byte	Operation	
e	c	S	s	Position	
0XXX	Reset	-	2	Reset the processor to initial state.	
	Configuration Instructions				
1000	Add2p	P,I,IX	2	Add Items to a Profile → P – Profile Number [4] → I – Item [3] • Outputs: ○ 0 – Motor ○ 1 – Vassals ○ 2 – General Output ○ 3 - None • Input ○ 4-Temperature sensor ○ 5-Pressure sensor ○ 6-Concentration sensor ○ 7-General Input → IX – Index [5] (0-31) ○ 0 Dedicated to indicates all enable peripheral.	
1001	Point	P,I,IX	2	Point to the desired Item before set the values. → P – Profile Number → I – Item → IX – Index *Operands same as Add2P	
1010	Setval	V	2	Set the pointed value as given 12-bit value V [12] (0-4095)	

	Control Instructions					
1011	control	P	2	On Profile Process → P – Profile Number [4]		
1100	Findmean	P,I	2	Finding the Mean of given Profile Item List. → P – Profile [4] → I – Item [2] ○ 0-Temperature sensor ○ 1-Pressure sensor ○ 2-concntration sensor ○ 3-General Inputs Store the results in mean register, a 8 Bit register.		
1101	compare	V	2	Compare the values with Mean register value, and set the compare flag according to following conditions, $Compare Flag \begin{cases} 0; V - Mean reg > 0 \\ 1; V - Mean reg = < 0 \end{cases}$ V[8]		
1110	JIC	addr	2	Jump if compare flag is 1 Addr[12]		
1111	waitt	clk	2	Wait given Number of clocks. Clk[12]		

1.5 Block diagram for the CMP



2 CONTROL UNIT OF THE PROCESSOR

Control Unit Controls the all activities of the processor and it maintain the fetch, decode and execution cycle. It control the all buffers, registers and control the input and output process. Program counter controlling, memory controlling, and control each functions using inbuilt FSM. It maintains the timing and synchronization of each blocks.

```
clk
       Control Unit
ROM rd
                      flg_wr
PC rst
                  flg_wdata
PC Id
                       flg rd
PC en
              flg mem radd[8]
                       prf Id
                      spd_wr
ins_rst
                spd add load
ins Id
                 sen_req_itm
sen_req_itm_in[2]sen_req_idx
                 in_rdr_reset
                     cal_en
                    mean rst
disen_read_block
                  Mean load
                     mtep rst
timer_rst
                    mtep load
timer_ld
                     Obuf rst
                    Obuf load
Timer_fg
                      Ibuf_rst
                     Ibuf load
com fg
```

Below table illustrates the states changes and the signal controlling in control unit.

Initial State	Idel State	Fetch One: Send address	
PC_rst <='1';	PC_rst <='0';	ROM_rd <= '1';	
ins_rst <='1';	ins_rst <='0';	ins_ld <= '1';	
timer_rst <='1';	timer_rst <='0';	Mean_load <='0';	
in_rdr_reset <='1';	in_rdr_reset <='0';	mtep_load <='0';	
mtep_rst <='1';	mtep_rst <='0';	PC_ld <= '0';	
Obuf_rst <='1';	Obuf_rst <='0';	PC_en <='0';	
<pre>Ibuf_rst <='1';</pre>	<pre>Ibuf_rst <='0';</pre>		
mean_rst <='1';	mean_rst <='0';		
disen_read_block <= '0';			
Fetch Two: Load Data	Decode		
None	ROM_rd <='0';		
	ins_ld<='0';		
	ins_reg <= ins;	ns;	
	if(ins_reg(0)='0') then Next_state<=Initial;		

	elsif(ins_reg = "1000") then Next_state <= Add2p;			
	elsif(ins_reg = "1001") then Next_state <= Point;			
	elsif(ins_reg= "1010") then Next_state <= Setval;			
	elsif(ins_reg="1011") then Next_state<= control;			
	$elsif(ins_reg = "1100")$ then	Next_state<=Findmean;		
	elsif(ins_reg = "1101") then	Next_state <= compare;		
	elsif(ins_reg = "1110") then	-		
	elsif(ins_reg = "1111") then			
	else Next_state <= Initial;	· · · · · · · · · · · · · · · · · ·		
Add2p	Add2p_two	Add2p_three		
address is already in	$C_{en} \leftarrow '1';Increment$	•		
instruction reg Q pin.	Program counter	flg_wdata <= '0';		
disen_read_block <='1';	next_state<=Add2p_three;			
flg_wdata <= '1';	next_state<=Add2p_tinee,			
,		disen_read_block <='0';		
flg_wr <= '1';		next_state <= Fetch_one;		
next_state <= Add2p_two		~ .		
Point	Point_two	Setval		
pd_add_load <= '1';	spd_add_load <= '0';	spd_wr <= '1';		
next_state<=Point_two;	Pc_en <= '0';	next_state<=Setval_two;		
PC_en <= '1';	next_state<=Fetch_one;	PC_en <= '1';		
Setval_two	Setval_three	Control		
C_en <='0';	d_wr <= '0';	disen_read_block <= '1';		
next_state<=Setval_three;	<pre>next_state <= Fetch_one;</pre>	PC_en <= '1';		
save data		next_state<=Control_two;		
Control_two	Findmean	Findmean 2		
PC en <= '0';	itm <= sen_req_itm_in;	cal en <= '0'		
disen_read_block<= '0';	disen_read_block <= '1';	PC_en<='0'		
next_state<=Fetch_one;	flag_wr<= '0';	if(idx = "11111") then		
	, , ,	disen_read_block <= '0';		
	idx <= "00000";	next_state <= Fetch_one;		
	Idx <= 00000 ;	Mean_load <='1';		
	PC_en<='1'	else		
	Next_state<=Findmean2	flg_mem_radd <=		
		'1' & itm(5:4) & idx;		
		next_state<=findmean22;		
Eindmaar 22	Eindmaar?	Eindmoor 4		
Findmean22	Findmean3	Findmean4		
next_state <= Findmean3;	if(flg_rd = '1') then	next_state<= find_mean5;		
wait till flg_mem_out	sen_req_itm <=	wait untill sensor men		
	itm(5:4);	out		
	sen_req_idx <=	next_state <= Findmean5		
	idx;			
	next_state <=			
	find_mean4;			
	elsif(flg_rd = '0') then			
	$idx \le idx+1;$			
	next_state <=			
	Findmean2;			
Findmean5	Findmean6	Findmean7		

Ibuf_load <= '1';	<pre>next_state <= Findmean7;</pre>	<pre>next_state <= Findmean2;</pre>
<pre>next_state <= Findmean6;</pre>		cal_en <= '1'
		$idx \le idx+1;$
Compare	JIC	Wait
mtep_load <='1';	$if(com_fg = '1') then$	timer_ld <='1';
next_state <= Fetch_one;	PC_ld <= '1';	next_state <= waitt2
	next_state <=	
	Fetch_one;	
	else	
	next_state <=	
	Fetch_one;	
Waitt2		
timer_ld <='0';		
$if(timer_fg = 1) then$		
state_next <=		
Fetch_one;		

3 DESIGN CYCLE

- 1. Analyzed the problem, identify the requirement of CMP.
- 2. Designed working procedure of the CMP.
- 3. Design an ISA for the CMP.
- 4. Designed the block diagram for the processor indicating all input and output signals.
- 5. Create VHDL code for each entities.
- 6. Verify the model using simulations.
- 7. Error correcting, debugging.
- 8. Design control unit and model it using VHDL.
- 9. Synthesize the design and debug the design by observing simulations.
- 10. Implementation on FPGA board.

4 COMPILED VERSION OF VHDL CODING

```
    Processor(Processor_Arch) (Processor.vhd) (2)

   ✓ ■ No_CTR_sys: proc_no_ctr(proc_no_ctr_arch) (proc_no_ctr.vhd) (13)
         PC:PC(PC arch) (PC.vhd)
         Ins_reg : reg(reg_arch) (reg.vhd)
         Timer: Timer(Timer_arch) (Timer.vhd)
         Mean_reg : reg(reg_arch) (reg.vhd)
         Mean_Temp_Reg : reg(reg_arch) (reg.vhd)
         Output_Buffer : reg(reg_arch) (reg.vhd)
         Input_Buffer : reg(reg_arch) (reg.vhd)
         tri_buf: tri_buf(tri_buf_arch) (tri_buf.vhd)
         compare : compare(compare_arch) (compare.vhd)
         Input_Reader: Input_rdr(Input_rdr_arch) (Input_rdr.vhd)
         Speed_mem : Speed_reg(Speed_reg_arch) (Speed_reg.vhd)
         Read_addr_gen: Read_addr_gen(Read_addr_gen_arch) (Read_addr_gen.vhd)
         Flag mem:flg mem(flg mem arch) (flg mem.vhd)
     CONTROL_U: control(control_arch) (Control.vhd)
```

Program Counter

```
library ieee;
use ieee.std logic 1164.all;
--use ieee.numeric std.ALL;
--use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity PC is
generic(
width: integer:=12);
clk,reset,load : in std logic;
Laddr: in std logic vector(width-1 downto 0);
Oaddr: out std logic vector(width-1 downto 0);
PC en: in std logic);
end entity PC;
architecture PC arch of PC is
signal Oaddr TEMP: std_logic_vector(width-1 downto 0);
begin
count_proc: process(clk,reset,load) begin
if(reset = '1') then Oaddr TEMP<=(others=>'0');
elsif(rising edge(clk)) then
    if(load='1') then Oaddr TEMP <= Laddr;</pre>
    elsif(PC en='1') then Oaddr TEMP <= Oaddr TEMP +1;</pre>
end if;
end if;
end process;
Oaddr <= Oaddr TEMP;
end architecture;
```

Register

```
library ieee;
use ieee.std_logic_1164.all;
entity reg is
generic( width: integer:=12);
port(
    clk,reset,load : in std_logic;
    D : in std_logic_vector(width-1 downto 0);
    Q : out std_logic_vector(width-1 downto 0));
end entity reg;
architecture reg_arch of reg is begin
reg_proc: process(clk,load,reset) begin
    if(reset='1') then Q <= (others => '0');
    elsif(rising_edge(clk)) then
        if(load='1') then Q <= D;</pre>
       end if; end if;
       end process reg proc;
end architecture reg_arch;
```

Timer

```
library ieee;
use ieee.std_logic_1164.all;
--use ieee.numeric_std.ALL;
--use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Timer is
generic(
width: integer:=12);
port(
clk,reset,load : in std logic;
Ltime: in std_logic_vector(width-1 downto 0);
Z : out std_logic);
end entity Timer;
architecture Timer arch of Timer is
signal T: std logic vector(width-1 downto 0);
begin
Timer proc: process(clk,reset,load,T) begin
if(reset='1') then T <= (others=>'0');
elsif (rising_edge(clk)) then
    if(load = '1') then T <= LTime;</pre>
    elsif(T /= 0) then T <= T-1;
end if; end if;
end process;
Flag proc: Process(T) begin
if (\overline{T} = 0) then \overline{Z} \leftarrow 1';
else Z <= '0';</pre>
end if;
end process;
end architecture Timer arch;
```

Tri-State Buffer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity tri_buf is
Port (
 data_in: in std_logic_vector(11 downto 0);
 en: in std_logic;
 tri_out: out std_logic_vector(11 downto 0)
 );
end tri_buf;
architecture tri_buf_arch of tri_buf is
begin
tri_proc: process(en) is begin
if(en='1') then tri out<=data in;</pre>
else tri out<=(others=>'Z');
end if; end process;
end tri_buf_arch;
```

Compare Unit

```
library ieee;
use ieee.std logic 1164.all;
--use ieee.numeric_std.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity compare is
    port (
Expect: in std logic vector(7 downto 0);
Sum: in std_logic_vector(12 downto 0);
count: in std logic vector(4 downto 0);
com flag: out std logic
    );
end entity compare;
architecture compare_arch of compare is
signal T1,T2,T3,T4,T5,res : std logic vector(12 downto 0); -- temp value for
multiplication
begin
mult proc: process(Expect, count) is begin
    if(count(0)='1') then T1<= ("00000" & Expect ); else T1<=(others=>'0'); end
if;
    if(count(1)='1') then T2<= ("0000" & Expect & "0"); else T2<=(others=>'0');
end if;
    if(count(2)='1') then T3<= ("000" & Expect & "00"); else T3<=(others=>'0');
end if;
    if(count(3)='1') then T4<= ("00" & Expect & "000"); else T4<=(others=>'0');
end if;
    if(count(4)='1') then T5<= ("0" & Expect & "0000"); else T5<=(others=>'0');
end if;
end process;
res <= T1+T2+T3+T4+T5;
Compare proc: process(res, sum) is begin
    if(res<sum) then com flag<='0';</pre>
    else com flag<='1';</pre>
    end if; end process;
end architecture compare_arch;
```

Input Reader Unit

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity Input_rdr is
port(
    Input: in std_logic_vector(7 downto 0);
    cal_en,reset: in std_logic;
    count: inout std_logic_vector(4 downto 0);
    sum: inout std logic vector(12 downto 0)
);
end entity;
architecture Input_rdr_arch of Input_rdr is
begin
read proc: process(cal en,reset) begin
if(reset = '1') then
    sum<=(others=>'0');
    count<=(others=>'0');
elsif(cal en='1') then
    sum <= sum+input;</pre>
    count <= count +1;</pre>
end if;
end process;
end architecture Input_rdr_arch;
```

Speed Register

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use STD.textio.all;
use IEEE.std_logic_textio.all;
use ieee.numeric std.ALL;
entity Speed_reg is
generic(
    Dwidth: integer:=12;
    Awidth: integer:=11);
port(
    clk,wr : in std logic;
    wdata : in std_logic_vector(Dwidth-1 downto 0);
    Wadd_T,RAdd : in std_logic_vector(Awidth-1 downto 0);
    rdata: out std_logic_vector(Dwidth-1 downto 0);
    spd add_load: in std_logic);
end entity;
architecture Speed reg arch of Speed reg is
type array type is array(0 to 2**Awidth-1) of std logic vector(Dwidth-1 downto
0);
signal array reg: array type := (others=>(others=>'0'));
signal Wadd : std logic vector(Awidth-1 downto 0);
begin
Addr buf proc: process(spd add load) begin
    if(spd add load = '1') then Wadd <= Wadd T; end if;</pre>
    end process;
speed proc: process(clk,wr,wdata,wadd,radd) begin
if(rising edge(clk)) then
    if(wr='1') then
        array reg(to_integer(unsigned(wadd))) <= wdata;</pre>
       end if;
     rdata <= array reg(to_integer(unsigned(radd)));</pre>
end if;
end process;
end architecture;
```

Read address Generator

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Read addr gen is
 Port (
 Item: in std_logic_vector(1 downto 0);
 Idx: in std_logic_vector(4 downto 0);
 add out: out std logic vector(11 downto 0);
 profile: in std_logic_vector(3 downto 0);
 disable: in std_logic;
 flg mem radd: in std logic vector(7 downto 0)
  );
end Read_addr_gen;
architecture Read_addr_gen_arch of Read_addr_gen is
signal profile T: std logic vector(3 downto 0);
type state type is (state1,state2);
begin
--Block proc: process(disable) is begin
--if(disable = '0') then add out <= profile T & '0' & Item & Idx;
--elsif(disable = '1') then add out <= profile & flq mem radd; --
Profile T<=profile;
--end if;
--end process;
--UPDATE proc: process(disable) is begin
--if(disable = '1') then Profile_T<=profile;</pre>
--end if;
--end process;
--end Read addr gen arch;
add out <= (profile T & '0' & Item & Idx) when (disable = '0') else
            (profile & flg mem radd) when (disable = '1');
profile T <= profile when (disable = '1');</pre>
end Read_addr_gen_arch;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use STD.textio.all;
use IEEE.std logic textio.all;
use ieee.numeric_std.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity flg mem is
generic(
    Dwidth: integer:=16;
    Awidth: integer:=12);
port(
    clk,wr : in std_logic;
    wdata : in std logic;
    Wadd, radd : in std logic vector (Awidth-1 downto 0);
    rdata: out std logic);
     profile: in std logic vector(3 downto 0));
end entity;
architecture flq mem arch of flq mem is
type array type is array(0 to 2**Awidth-1) of std logic vector(Dwidth-1 downto 0);
signal array reg: array type := (others => (others => '0'));
signal profile w,profile_r:std_logic_vector(3 downto 0);
begin
write proc: process(clk,wr,wdata,wadd,radd) begin
if(rising edge(clk)) then
    if(wr='1') then
       array_reg(to_integer(unsigned(wadd(7 downto 0)))) (to_integer(unsigned(profile w))) <=</pre>
wdata; --bit wise acc
    else
         if(radd(7 downto 0) < 32) then</pre>
         rdata <= array reg(to_integer(unsigned(radd(7 downto</pre>
0)))) (to integer (unsigned (profile r))) or array reg(0) (to integer (unsigned (profile r)));
         elsif(radd(7 downto 0) < 64) then</pre>
         rdata <= array reg(to integer(unsigned(radd(7 downto
0)))) (to integer (unsigned (profile r))) or array reg(32) (to integer (unsigned (profile r)));
         elsif(radd(7 downto 0) < 96) then</pre>
         rdata <= array reg(to_integer(unsigned(radd(7 downto</pre>
0))))(to_integer(unsigned(profile_r))) or array_reg(64)(to_integer(unsigned(profile_r)));
         elsif(radd(7 downto 0) < 128) then</pre>
         rdata <= array reg(to integer(unsigned(radd(7 downto
0))))(to_integer(unsigned(profile_r))) or array_reg(96)(to_integer(unsigned(profile_r)));
         elsif(radd(7 downto 0) < 160) then</pre>
         rdata <= array_reg(to_integer(unsigned(radd(7 downto</pre>
0)))) (to integer (unsigned (profile r))) or array reg (128) (to integer (unsigned (profile r)));
         elsif(radd(7 downto 0) < 192) then</pre>
         rdata <= array_reg(to_integer(unsigned(radd(7 downto</pre>
0))))(to_integer(unsigned(profile r))) or array reg(160)(to_integer(unsigned(profile r)));
         elsif(radd(7 downto 0) < 224) then</pre>
         rdata <= array reg(to integer(unsigned(radd(7 downto
0))))(to_integer(unsigned(profile_r))) or array_reg(192)(to_integer(unsigned(profile_r)));
         elsif(radd(7 downto 0) < 256) then</pre>
         rdata <= array_reg(to_integer(unsigned(radd(7 downto
0)))) (to integer (unsigned (profile r))) or array reg (224) (to integer (unsigned (profile r)));
         else rdata <='Z'; end if;</pre>
        end if;
end if;
end process:
profile_w <= Wadd(11 downto 8);</pre>
profile r <= radd(11 downto 8);</pre>
end architecture:
```

Control Unit

```
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity control is
port(
clk, ctr_rst : in std_logic;
--Reset Pins
PC rst,ins rst,timer rst, in rdr reset,mtep rst,Obuf rst: out std logic;
Ibuf rst,mean rst: out std logic;
spd add load: out std logic;
profile ld: out std logic;
--Other control signal pin
ROM rd, PC en, PC ld, disen read block, timer ld, flg wr : out std logic;
flg wdata, spd wr, cal en, Mean load, Obuf load: out std logic;
Ibuf load, mtep load, ins ld: out std logic;
flg mem radd : out std logic vector(7 downto 0);
sen_req_itm : out std_logic_vector(1 downto 0);
sen req idx : out std logic vector(4 downto 0);
--External Flags
Timer_fg, com_fg,flg_rd : in std_logic;
--Instrction
ins : in std_logic_vector(3 downto 0);
sen req itm in: in std logic vector (5 downto 0)
);
end entity control;
architecture control_arch of control is
type state type is (Initial, Ideal, Fetch one, Fetch two, Decode, Add2p, Point, Setval,
control, Findmean , compare, JIC, waitt, waitt3,
waitt2, findmean7, Findmean6, findmean5, findmean4, findmean3, findmean22, findmean2, control
two, setval two, Setval three, point two, add2p three, Add2p two);
signal Current state, Next state : state type;
--signal ins reg : std logic vector(3 downto 0);
signal itm: std logic vector(1 downto 0);
signal idx: std logic vector(4 downto 0);
begin
--ins reg <= ins;</pre>
clk proc: process(clk,ctr rst) begin
if(ctr rst = '1') then
```

```
Current state <= Initial;</pre>
elsif(rising_edge(clk)) then
    Current_state <= Next_state;</pre>
    end if;
end process;
Control_proc: process(Current_state,ins,Timer_fg, com_fg )
begin
case (Current state) is
    When Initial =>
        PC rst <='1';
        ins rst <='1';
        timer rst <='1';
        in rdr reset <='1';
        mtep rst <='1';
        Obuf rst <='1';
        Ibuf rst <='1';</pre>
        mean rst <='1';
        spd add load <='0';
        Next state <= Ideal;</pre>
    When Ideal =>
        PC rst <='0';
        ins rst <='0';
        timer rst <= '0';
        in rdr reset <='0';
        mtep rst <= '0';
        Obuf rst <='0';
        Ibuf rst <='0';</pre>
        mean rst <='0';</pre>
        Next_state <= Fetch_one;</pre>
    When Fetch_one =>
        ROM rd <= '1';
        ins_ld <= '1';
        Mean load <= '0';
        mtep_load <= '0';</pre>
        PC 1\overline{d} \leftarrow 0';
        PC_en <= '0';</pre>
        Next state <= Fetch two;</pre>
    When Fetch two =>
        Next state <= Decode;</pre>
    When Decode =>
        ROM rd <= '0';
        ins ld<='0';
        ins reg <= ins;
    -- if (ins reg(3)='0') then Next state<=Initial;
        if(ins = "1000") then Next_state <= Add2p;</pre>
        elsif(ins = "1001") then Next_state <= Point;</pre>
        elsif(ins= "1010") then Next_state <= Setval;</pre>
        elsif(ins="1011") then Next_state<= control;</pre>
        elsif(ins = "1100") then Next_state<=Findmean;</pre>
        elsif(ins = "1101") then Next_state <= compare;</pre>
        elsif(ins = "1110") then Next_state <= JIC;</pre>
        elsif(ins = "1111") then Next state <= waitt;</pre>
        else Next state <= Initial;</pre>
        end if;
    ----+++++++++++++Instructions States++++++++++
```

25

```
When Add2p =>
   disen read block <= '1';</pre>
    flg_wdata <= '1';</pre>
    flg_wr <= '1';
   Next_state <= Add2p_two;</pre>
When Add2p_two =>
    PC en <= '1';
   Next state <= Add2p three;</pre>
when Add2p three =>
   PC en <= '0';
    flg_wdata <= '0';</pre>
    flg wr <= '0';
   disen read block <= '0';</pre>
   Next state <= Fetch one;</pre>
when point =>
    spd add load <= '1';
   Next state <= point two;</pre>
    PC en <= '1';
   Next state <= point two;</pre>
when point two =>
    spd add load <= '0';
    PC en <= '0';
   Next state <= Fetch one;</pre>
when Setval =>
    spd_wr <= '1';
   Next_state <= Setval_two;</pre>
   PC_en <= '1';</pre>
when Setval two =>
    PC en <= '0';
   Next state <= Setval three;</pre>
when Setval three =>
    spd wr <= '0';
   Next state <= Fetch one;</pre>
when control =>
    disen read block <= '1';</pre>
    PC en <= '1';
   Next state <= control two;</pre>
when control_two=>
   PC en <= '0';</pre>
   disen_read_block <= '0';</pre>
   Next state <= Fetch one;</pre>
-----Find Mean ---->>>>>
when Findmean =>
    itm <= sen_req_itm_in(1 downto 0);</pre>
    disen_read_block <= '1';</pre>
    flg wr <= '0';
    idx <= "00000";
```

```
PC en <= '1';
    Next state <= Findmean2;</pre>
when Findmean2 =>
    cal en<='0';
    PC_en <= '0';</pre>
    if(idx = "111111") then
        disen read block <= '0';</pre>
        Next state <= Fetch one;
        Mean load <= '1';</pre>
    else
        flg mem radd <= '1' & itm & idx;
        Next state <= findmean22;</pre>
    end if;
When Findmean22 =>
    Next state <= Findmean3;</pre>
When Findmean3 =>
    if(flg rd = '1') then
         sen req itm <= itm;</pre>
         sen req idx <= idx;
        Next state <= Findmean4;</pre>
        idx \le idx +1;
        Next state <= Findmean2;</pre>
    end if;
When Findmean4 =>
    Next_state <= findmean5;</pre>
When Findmean5 =>
    Ibuf load <= '1';</pre>
    Next state <= Findmean6;</pre>
When findmean6 =>
    Next state <= Findmean7;</pre>
when findmean7 =>
    Next state <= Findmean2;</pre>
    cal en <= '1';
    -----Compare-----
When compare =>
    mtep_load <= '1';</pre>
    Next state <= Fetch one;</pre>
    PC en <= '1';
when JIC =>
    if(com_fg = '1') then
        PC ld <= '1';
        Next_state <= Fetch_one;</pre>
        PC_en <= '1';</pre>
        Next_state <= Fetch_one;</pre>
    end if;
when Waitt =>
    timer ld <= '1';
    Next state <= waitt2;</pre>
```

```
when Waitt2 =>
    Next_state <= waitt3;

when waitt3 =>
    timer_ld <= '0';
    if(Timer_fg = '1') then
        Next_state <= Fetch_one;
        PC_en <= '1';
    end if;

When others=>
    Next_state <= Initial;
end case;
end process control_proc;

end architecture Control arch;</pre>
```

By including all components without control unit, created no_ctr.vhd model. Processor consists of both no ctr and control unit.

----- NO CONTROL UNIT-----

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity proc no ctr is
generic(
w 12 :integer:=12;
w 13 : integer:=13;
w_8 : integer:=8;
w_11 : integer:=11;
w_16 : integer:=16
);
Port (
clk: in std logic;
--Contrl unit signals------////****
PC rst,PC ld, ins rst,ins ld,timer rst,timer ld,flg wr,flg wdata,PC en : in
std logic;
spd wr,in rdr reset,cal en,mean rst,mean load,mtep rst,disen read block : in
std logic;
mtep load, obuf rst, obuf load, ibuf rst, ibuf load, rom rd : in std logic;
spd add load: in std logic;
sen req itm in:out std logic vector(5 downto 0);
ins : out std logic vector(3 downto 0);
timer fg,com fg,flg rd : out std logic;
 sen req itm: in std logic vector (1 downto 0);
 sen req idx: in std logic vector (4 downto 0);
 flg mem radd: in std logic vector (7 downto 0);
--Main memory in out -----////****
```

```
Rom read: out std logic;
Rom_r_add: out std logic vector(11 downto 0);
ROM d out: in std logic vector(15 downto 0);
--Inout pins ------/////*****
actuator_rd_item: in std_logic_vector(1 downto 0);
actuator_rd_index: in std_logic_vector(4 downto 0);
Sensor_rqst_address: out std_logic_vector(6 downto 0);
Actuator_output_value: out std_logic_vector(11 downto 0);
Sensor Input value: in std logic vector(7 downto 0)
);
end proc no ctr;
architecture proc no ctr arch of proc no ctr is
signal ins_reg_Q,radd_s,output D,spd read data: std logic vector(11 downto 0);
signal sum D,Sum Q: std logic vector(12 downto 0);
signal expect s,count input:std logic vector(7 downto 0);
signal Flg RData: std logic;
signal count: std logic vector(4 downto 0);
signal Wadd signal, Radd signal : std logic vector(10 downto 0);
begin
PC: entity work.PC(PC arch) --checked
generic map(width => w 12)
port map(clk=>clk,PC en=>PC en,reset =>
PC rst,load=>PC ld,Oaddr=>ROM r add,Laddr=>INS REG Q);
Ins reg: entity work. Reg (Reg arch) -- checked
generic map(width => w 12)
port map(clk=>clk,reset=>ins rst,load=>ins ld,D=>ROM d out(11 downto
0),Q=>ins reg Q);
Timer: entity work. Timer (Timer arch) --checked
generic map(width=>w 12)
port map(clk=>clk,reset=>timer rst,load=>Timer ld,Ltime=>ins reg Q,Z=>timer fg);
Mean reg: entity work.Reg(Reg arch) --checked
generic map(width => w 13)
port map(clk=>clk,reset=>mean rst,load=>mean load,D=>sum D,Q=>Sum Q);
Mean Temp Reg: entity work. Reg (Reg arch) -- checked
generic map(width => w 8)
port map(clk=>clk,reset=>mtep rst,load=>mtep load,Q=>expect s,D=>ins reg Q(11 downto
4));
Output Buffer: entity work.Reg(Reg arch) --checked
generic map(width => w 12)
map(clk=>clk,reset=>obuf rst,load=>obuf load,D=>output D,Q=>Actuator output value);
Input Buffer: entity work.Reg(Reg arch) -- checked
generic map(width => w 8)
port
map(clk=>clk,reset=>ibuf rst,load=>ibuf load,D=>Sensor Input value,Q=>count input);
tri_buf: entity work.tri_buf(tri_buf_arch) --checked
port map(data_in=>spd_read_data, en=>Flg_RData, tri_out=>output_D);
compare: entity work.compare(compare arch) --checked
port map(Expect=>expect s, Sum=>Sum Q, count=>count ,com flag=>com fg);
Input Reader: entity work.Input rdr(Input rdr arch) --checked
```

```
port map(Input=>count input,
Cal en=>cal en,reset=>in rdr reset,count=>Count,sum=>Sum D);
Speed mem: entity work. Speed reg (speed reg arch) -- checked
Generic map (Dwidth=>W 12, Awidth=>w 11)
port map(clk=>clk,wr=>spd_wr,Wdata=>ins_reg_Q
,Wadd_T=>Wadd_signal,Radd=>Radd_signal,rdata=>spd_read_data,spd_add_load=>spd_add_loa
d);
Read addr gen: entity work.Read addr gen --checked
port
map(Item=>actuator rd item,flg mem radd=>flg mem radd,Idx=>actuator rd index,add out=
>radd s,profile=>ins reg Q(11 downto 8),disable=>disen read block);
Flag mem: entity work.flg mem
generic map(Dwidth=>w 16,Awidth=>w 12)
map(clk=>clk,wr=>flg wr,wdata=>flg wdata,wadd=>ins reg Q,radd=>radd s,rdata=>Flg RDat
Wadd signal <= (ins reg Q(11 downto 8) & ins reg Q(6 downto 0));
Radd signal <= (radd s(11 downto 8) & radd s(6 downto 0));
Rom read <= rom rd;
flg rd <= Flg RData;
Sensor rqst address <= sen req itm ← sen req idx;
ins <= ROM d out(15 downto 12);</pre>
--radd s <= ins reg Q(11 downto 8) & flg mem radd;
sen req itm in <= ins reg Q(5 downto 0);</pre>
end proc_no_ctr_arch;
```

```
-----TOP MODULE - PROCESSROR-----
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Processor is
    generic(
       w 12 :integer:=12;
       w 13 : integer:=13;
       w 8 : integer:=8;
       w 11 : integer:=11;
       w 16 : integer:=16
    );
 Port (
 clk : in std logic;
 --Memory Control pin
 ROM read : out std logic; --ok
 ROM r add : out std logic vector(11 downto 0); --ok
 ROM d out : in std logic vector(15 downto 0); --ok
 --IO pin
 actuator rd item : in std logic vector(1 downto 0); --ok
 actuator rd index : in std logic vector (4 downto 0); --ok
 Sensor input velue : in std logic vector (7 downto 0); --ok
 Actuator output value : out std logic vector(11 downto 0); --ok
 Sensor Request Address: out std logic vector (6 downto 0); --ok
 --Reset control unit
 ctr rst : in std logic
);
end Processor;
architecture Processor Arch of Processor is
--Internal control paths
signal PC_rst,PC_ld, ins_rst,ins_ld,timer_rst,timer_ld,flg_wr,flg_wdata,PC_en :
std logic;
signal spd wr,in rdr reset,cal en,mean rst,mean load,mtep rst,disen read block :
std logic;
signal mtep load,obuf rst,obuf load,ibuf rst,ibuf load,rom rd,spd add load :
std logic;
signal ins : std logic vector(3 downto 0);
signal timer fq,com fq,flq rd : std logic;
signal sen req itm: std logic vector(1 downto 0);
signal sen req idx: std logic vector(4 downto 0);
signal flg mem radd: std logic vector(7 downto 0);
signal sen req itm in: std logic vector(5 downto 0);
```


begin No_CTR_sys: entity work.proc_no_ctr(proc_no_ctr_arch) generic map(w_12=>w_12,w_13=>w_13,w_8=>w_8,w_11=>w_11,w_16=>w_16) port map(--Control unit signals

```
clk=>clk,PC rst => PC rst,PC ld => PC ld, ins rst => ins rst,ins ld => ins ld,
timer rst => timer rst,timer ld =>
timer ld,flg wr=>flg wr,flg wdata=>flg wdata,PC en=>PC en,
spd wr=>spd wr,in rdr reset=>in rdr reset,cal en=>cal en,mean rst=>mean rst,
mean_load=>mean_load,mtep_rst=>mtep_rst,disen_read_block=>disen_read_block,
mtep_load=>mtep_load,obuf_rst=>obuf_rst,obuf_load=>obuf_load,ibuf_rst=>ibuf_rst,
ibuf_load=>ibuf_load,rom_rd=>rom_rd,spd_add_load=>spd_add_load,sen_req_itm_in=>sen_re
q_itm_in,
ins=>ins,
timer fg=>timer fg,com fg=>com fg,flg rd=>flg rd,
sen req itm=>sen req itm,
sen req idx=>sen req idx,
flg mem radd => flg mem radd,
--Main Memory in out
Rom read => ROM read,
Rom r add => ROM_r_add,
ROM d out => ROM d out,
--Input Pins
actuator rd item => actuator rd item,
actuator rd index => actuator rd index,
Sensor rgst address => Sensor Request Address,
Actuator output value => Actuator output value,
Sensor Input value => Sensor input velue
);
CONTROL U: entity work.control(control arch)
port map (
--Reset Pins and clocks
clk=>clk, ctr_rst=>ctr_rst,PC_rst=>PC_rst,ins_rst=>ins_rst,timer_rst=>timer_rst,
in rdr reset=>in rdr reset, mtep rst=>mtep rst, Obuf rst=>Obuf rst,
Ibuf rst=>Ibuf rst, mean rst=>mean rst, spd add load=>spd add load, sen req itm in=>sen
req itm in,
--Other control signal pin
ROM rd=>ROM rd,PC en=>PC en,PC ld=>PC ld,disen read block=>disen read block,
timer ld=>timer ld,flg_wr=>flg_wr,
flg wdata=>flg wdata,flg rd=>flg rd,spd wr=>spd wr,cal en=>cal en,
Mean load=>Mean load, Obuf load=>Obuf load,
Ibuf load=>Ibuf load, mtep load=>mtep load, ins ld=>ins ld,
flg mem radd=>flg mem radd,
sen req itm=>sen req itm,
sen req idx⇒sen req idx,
--External Flags
Timer fg=>Timer fg, com fg=>com fg,
ins=>ins
);
end Processor Arch;
```

5 TEST BENCHES FOR THE PROCESSOR

5.1 Simulation of internal functions

To simulate the processor functionality and make Timing diagrams, create a Test setup as follows.



Here, RAM initialized with this program:


```
1000 0001 000 00010 -- ADD2P 1 0 3 ; Add motor 2 to profile 1
1000 0001 000 00011 -- ADD2P 1 0 4 ;Add motor 3 to profile 1
1000 0001 100 00000 -- ADD2P 1 0 0 ; Add all temp sensor to profile 1
1001 0001 000 00010 -- Point 1 0 2 ; Point to motor2 profile1
                    -- Setval 511 ; Set value 511 to located point
1010 001111111111
1001 0001 000 00011 -- Point 1 0 3 ; Point to motor3 profile 1
                    -- Setval 625 ; Set value 625 to located point
1010 001001110001
                    -- Control 1
1011 000000000001
                                   ; Start profile 1
1111 000000000111
                    -- Waitt 7
                                   ; wait 7 clocks
1100 000100000000
                    -- Findmean 1,0 ; Find mean val of all temp sensor
                    -- compare 200 ; find the mean >200
1101 000011001000
1110 00000001001
                    -- JIC 9
                                   ; if mean > given vale, jump to 8
                    -- Reset
0000 000000000000
```

To demonstrate the Sensor values, use another memory element. It act as a sensor driver and provide sensor read value. To verification purpose, initialized this RAM randomly using below python snippet.


```
import numpy as np
file = open("sensor_val.txt","w")

for j in range(0,2**7):
    bval = np.random.randint(2,size=8)
    print(bval)
    for i in range(0,8):
        file.write(str(bval[i]))
    file.write("\n")
```


1. Initially control unit set all registers to reset state(0 state).



2. Fetch & Decode




3. Add2P




After add motor 2,3 and all temp sensors, the flag memory consists as this,

> • [2][15:0]	บบบบบบบน		000000000000000000000000000000000000000	
> [3][15:0]	บบบบบบบเ	מממממממממ		
> [128][15:0]	ונוטוטוטוטוטוטונו.	υυυυυυυυυυυυυ	000000000000000000000000000000000000000	


4. Point and Setval



After the point and setval instructions, these are the speed memory content,




5. Waitt




6. Findmean

Findmean is the most computationally expansive operation in this processor. It summing up all the enabled sensor values and locate them in mean register.



7. Compare & JIC


Check the mean value < Expected value. If true, go to given address. Else continue. In this example condition was true.



8. Reset

Reset to the Initial stage.

Reset processor to initial stage.



6 SOCIAL IMPACT AND ENVIRONMENTAL ISSUES

- 1. Improved safety: The processor could help reduce the risk of accidents and injuries in mixing processes, leading to a safer working environment for employees.
- 2. Increased efficiency: The processor could lead to more efficient mixing processes, potentially reducing the amount of time and resources required for production.
- 3. Job creation: The development and implementation of the processor could create job opportunities for individuals skilled in operating and maintaining the technology.

The environmental issues related to this processor design could include:


- 1. Energy consumption: The processor may require a significant amount of energy to operate, potentially contributing to increased energy consumption and greenhouse gas emissions.
- 2. Waste generation: The mixing process controlled by the processor may produce waste materials that need to be properly managed and disposed of to minimize environmental impact.
- 3. Resource depletion: The production and operation of the processor could contribute to the depletion of natural resources, such as metals and minerals used in its construction.

7 PERFORMANCE

7.1 Power Analysis

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

9.836 W (Junction temp exceeded!) Total On-Chip Power: Not Specified Design Power Budget: Power Budget Margin: Ν/Δ Junction Temperature: 125.0°C Thermal Margin: -53.4°C (-3.9 W) Effective 9JA: 11.5°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity



Utilization Details

```
Hierarchical (8.792 W)

Signals (4.361 W)

Data (4.324 W)

Clock Enable (0.034 W)

Set/Reset (0.002 W)

Logic (3.68 W)

BRAM (0.333 W)

I/O (0.419 W)
```

8 COST OF DESIGN

1. Material Cost

Resource	Utilization	Available	Utilization %
LUT	5864	53200	11.02
FF	4311	106400	4.05
BRAM	2	140	1.43
10	28	200	14.00
BUFG	3	32	9.38

- 2. **Research and development**: This includes the cost of conducting research, feasibility studies, and prototyping to develop the processor technology. (Nearly 1 week)
- 3. **Design Cost** (Nearly 10 days)
- 4. **Labor**: The cost of hiring skilled engineers, designers, and technicians to work on the processor design.(1 person with two advisors)
- 5. **Testing and validation**: The cost of testing the processor to ensure it meets performance and safety standards, as well as obtaining necessary certifications.
- 6. **Overhead and administrative costs**: These include general operational costs such as office space, utilities, and administrative expenses.(University Laboratory)