DESIGN A PROCESSOR FOR CONTROLLING MIXING PROCESS (CMP)

EEX7436
Processor Design
Assignment 02

by S.A.P. Kavinda 617143597

Submitted to

Department of Electrical and Computer Engineering
Faculty of Engineering Technology
The Open University of Sri Lanka

at Colombo Regional Center

> on 10/8/2023

Changes done for progress report 01.

Internal Functionality of the Processor

Available Resources in the processor:

#	Type of peripherals	Previous count	Changed Count
1	motor	32	31
2	Vessels	32	31
3	temp. sensors	32	31
4	pressure sensors	32	31
5	concentration sensors	32	31
6	general proposed actuators	64	31
7	general proposed sensors	32	31
8	Profiles	16	16

How the CMP can be used in a mixing machine.


Since Mixing machine has many Actuators to control and many sensors to get inputs, CMP can't control them directly. Also, Actuators and sensors use different protocols and different logic families, needs to convert the CMP's IO pins, as compatible with each actuator and sensors. Drivers are responsible for above both functions. The process of sensor values reading and actuator value providing as follows.

Sensors Value Read: CMP sends the required sensor address to get the sensor output value. Driver will locate the sensor and provide appropriate value to CMP.

Actuator Value Set: Actuator values are needs to be continuously update. When Actuator driver continuously send the required actuator item and the index, CMP provides the respective value.

"Ctr_rst" is uses to reset the CMP and it. When CMP powerd up, It necessarily to be reset. Program memory (RAM) stores the instructions, and operands (Program). CMP fetch the data and execute them by getting program memory data.

This processor used RISC (Reduced Instruction Set Architecture).



Amended ISA

Instruction Word content:

4 bit	12 bit
Opcode	Operands


There are 9 Instructions including reset instruction.

Opcode	Mnemonic	Operands	Bytes	Operation			
0XXX	Reset	-	2	Reset the processor to initial state.			
Configuration Instructions							
1000	Add2p	P,I,IX	2	Add Items to a Profile → P – Profile Number [4] → I – Item [3] • Outputs: ○ 0 – Motor ○ 1 – Vassals ○ 2 – General Output ○ 3 - None • Input ○ 4-Temperature sensor ○ 5-Pressure sensor ○ 6-Concentration sensor ○ 7-General Input → IX – Index [5] (0-31) ○ 0 Dedicated to indicates all enable peripheral.			
1001	Point	P,I,IX	2	Point to the desired Item before set the values. → P – Profile Number → I – Item → IX – Index *Operands same as Add2P			
1010	Setval	V	2	Set the pointed value as given 12-bit value V [12] (0-4095)			
	Control Instructions						
1011	control	P	2	On Profile Process → P – Profile Number [4]			


1100	Findmean	P,I	2	Finding the Mean of given Profile Item List. → P – Profile [4] → I – Item [2] ○ 0-Temperature sensor ○ 1-Pressure sensor ○ 2-concntration sensor ○ 3-General Inputs Store the results in mean register, a 8 Bit register.
1101	compare	V	2	Compare the values with Mean register value, and set the compare flag according to following conditions, $Compare\ Flag\ \left\{ \begin{array}{l} 0\ ; V-Mean\ reg>0\\ 1\ ; V-Mean\ reg=<0 \end{array} \right.$ V[8]
1110	JIC	addr	2	Jump if compare flag is 1 Addr[12]
1111	waitt	clk	2	Wait given Number of clocks. Clk[12]

Progress Report 02:

1. Draw a block diagram for the processor indicating all input and output signals. Clearly state all functions of each block inside the processor and show the data path.



Program Counter:



Used to store and control the address that needs to be fetch next from main memory.

Instruction Register:



Used to store the Currently decoding instructions' Operand segments. It store the provide the current operand to the appropriate destination blocks. This data movement control by control unit.

Control unit:

```
clk
        Control Unit
ROM_rd
                       flg_wr
PC_rst
                  flg_wdata
PC_ld
                       flg_rd
PC_en
               flg mem radd[8]
                        prf_ld
                       spd wr
ins_rst
                 spd add load
ins_ld
                 sen_req_itm
sen_req_itm_in[2]sen_req_idx
                  in_rdr_reset
cal_en
disen_read_block
                     mean_rst
                   Mean load
                     mtep_rst
timer_rst
                     mtep load
timer_ld
                      Obuf rst
                     Obuf_load
Timer fg
                       Ibuf_rst
                     Ibuf_load
com fg
```


Control Unit Controls the all activities of the processor and it maintain the fetch, decode and execution cycle. It control the all buffers, registers and control the input and output process. Program counter controlling, memory controlling, and control each functions using inbuilt FSM. It maintains the timing and synchronization of each blocks.

Timer



Timer used to count the request clock cycles by wait instruction. It is a down counter and control by control unit.


Flag Memory



Flag memory used to store the enable actuators and sensors. It is a bit accessible memory unit which has 16 bit width and 12 bit Depth (8 kB). It also can identified the 'all sensors' or 'all actuator' instructions and provides the output accordingly.

(Latency: 1 clock)

Speed Memory



Speed Memory used to store the speed values of actuators. It is a 12bit Width and 11 bit depth memory $(3\ kB)$. (Latency: 1 clock)

IO Buffers



IO buffers are used to temporary store the input sensor data and output data until done required operations.




Mean temp and Mean Registers



Mean temp Register used to store the user provide mean value temporarily until compare. Mean register used to store the calculated mean value. It actually stores the sum of all read values.



Compare Unit



Compare unit used to compare the given and calculated mean values. Input reader unit will provide the count of read input values. Therefore, compare unit first multiply the user provided mean value (Mean temp register) by the count. The it compares with the calculated input values summations (Mean register). Then it provides com_falg as below.

$$Compare Flag \begin{cases} 0; V-Mean \, reg > 0 \\ 1; V-Mean \, reg = < 0 \end{cases}$$

Input Reader

input reader

SUM

cal_en

Input[8]

Count[5]

reset

Input reader used to read the sensor values when control unit sends enable signal. It provides the count of read sensor values and the sum of each values.

2. Identify entities for which you need to write VHDL codes to synthesize the processor.

1. Dual Port RAM: Used a Dual port RAM (For both write and read) to store the program. In this assume program is already loaded to memory. Therefore, only add read operation.

Size: 2 kB

Data width: 16 bit Address Depth: 1024

2. Program Counter: Uses to provide the read address to the memory. Control by control unit and address loaded by instruction register.

Size: 12 bit

3. Instruction Register

Store the Operands temporarily.

Size: 12 bit

4. Compare Block

It compare the two input and provide and bit according to the following logic.

Compare Flag
$$\begin{cases} 0 ; Expect - Mean > 0 \\ 1 ; Expect - Mean < 0 \end{cases}$$

5. Timer: uses to Count time given clock cycles.

Size: 12 bit

6. Speed memory: A SDRAM register file which use to store the actuator values.

Size: 16x2048 (Need 1536 only)

- 7. Flg_mem: Uses to store the activation of each profile input/outputs. Defined as a bit accessible memory array.
- 8. IN/Out buffers: 8 bit and 12 bit Buffers.
- 9. Mean register, mean temp register
- 10. Compare unit
- 11. Input reader unit
- 12. Tri state buffers
- 13. Actuator value read address generator
- 14. Control Unit

3. Write behavioral/structural VHDL codes for each entity.

```
    Processor(Processor_Arch) (Processor.vhd) (2)
    No_CTR_sys: proc_no_ctr(proc_no_ctr_arch) (proc_no_ctr.vhd) (13)
    PC: PC(PC_arch) (PC.vhd)
    Ins_reg: reg(reg_arch) (reg.vhd)
    Mean_reg: reg(reg_arch) (reg.vhd)
    Mean_Temp_Reg: reg(reg_arch) (reg.vhd)
    Output_Buffer: reg(reg_arch) (reg.vhd)
    Input_Buffer: reg(reg_arch) (reg.vhd)
    tri_buf: tri_buf(tri_buf_arch) (tri_buf.vhd)
    compare: compare(compare_arch) (compare.vhd)
    Input_Reader: Input_rdr(Input_rdr_arch) (Input_rdr.vhd)
    Speed_mem: Speed_reg(Speed_reg_arch) (Speed_reg.vhd)
    Read_addr_gen: Read_addr_gen(Read_addr_gen_arch) (Read_addr_gen.vhd)
    Flag_mem: flg_mem(flg_mem_arch) (flg_mem.vhd)
```

CONTROL_U: control(control_arch) (Control.vhd)

Program Counter

```
library ieee;
use ieee.std logic 1164.all;
--use ieee.numeric std.ALL;
--use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity PC is
generic(
width: integer:=12);
port(
clk,reset,load : in std logic;
Laddr: in std logic vector(width-1 downto 0);
Oaddr: out std logic vector(width-1 downto 0);
PC en: in std logic);
end entity PC;
architecture PC_arch of PC is
signal Oaddr TEMP: std logic vector(width-1 downto 0);
begin
count proc: process(clk,reset,load) begin
if(reset = '1') then Oaddr TEMP<=(others=>'0');
elsif(rising edge(clk)) then
    if(load='1') then Oaddr TEMP <= Laddr;</pre>
    elsif(PC en='1') then Oaddr TEMP <= Oaddr TEMP +1;</pre>
end if;
end if;
end process;
Oaddr <= Oaddr TEMP;
end architecture;
```

Register

```
library ieee;
use ieee.std_logic_1164.all;
entity reg is
generic( width: integer:=12);
port(
    clk,reset,load : in std_logic;
    D : in std_logic_vector(width-1 downto 0);
    Q : out std_logic_vector(width-1 downto 0));
end entity reg;
architecture reg_arch of reg is begin
reg_proc: process(clk,load,reset) begin
    if(reset='1') then Q <= (others => '0');
    elsif(rising_edge(clk)) then
        if(load='1') then Q <= D;</pre>
       end if; end if;
       end process reg proc;
end architecture reg arch;
```

Timer

```
library ieee;
use ieee.std_logic_1164.all;
--use ieee.numeric_std.ALL;
--use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Timer is
generic(
width: integer:=12);
port(
clk,reset,load : in std logic;
Ltime: in std_logic_vector(width-1 downto 0);
Z : out std_logic);
end entity Timer;
architecture Timer arch of Timer is
signal T: std logic vector(width-1 downto 0);
begin
Timer proc: process(clk,reset,load,T) begin
if(reset='1') then T <= (others=>'0');
elsif (rising_edge(clk)) then
    if(load = '1') then T <= LTime;</pre>
    elsif(T \neq 0) then T \leq T-1;
end if; end if;
end process;
Flag proc: Process(T) begin
if (\overline{T} = 0) then \overline{Z} \leftarrow 1';
else Z <= '0';</pre>
end if;
end process;
end architecture Timer arch;
```

Tri-State Buffer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity tri_buf is
Port (
 data_in: in std_logic_vector(11 downto 0);
 en: in std_logic;
tri_out: out std_logic_vector(11 downto 0)
);
end tri_buf;
architecture tri_buf_arch of tri_buf is
begin
tri_proc: process(en) is begin
if(en='1') then tri out<=data in;</pre>
else tri out<=(others=>'Z');
end if; end process;
end tri_buf_arch;
```

Compare Unit

```
library ieee;
use ieee.std logic 1164.all;
--use ieee.numeric_std.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity compare is
    port (
Expect: in std logic vector(7 downto 0);
Sum: in std_logic_vector(12 downto 0);
count: in std logic vector(4 downto 0);
com flag: out std logic
   );
end entity compare;
architecture compare_arch of compare is
signal T1,T2,T3,T4,T5,res : std logic vector(12 downto 0); -- temp value for
multiplication
begin
mult proc: process(Expect, count) is begin
    if(count(0)='1') then T1<= ("00000" & Expect ); else T1<=(others=>'0'); end
    if(count(1)='1') then T2<= ("0000" & Expect & "0"); else T2<=(others=>'0');
end if;
    if(count(2)='1') then T3<= ("000" & Expect & "00"); else T3<=(others=>'0');
end if;
    if(count(3)='1') then T4<= ("00" & Expect & "000"); else T4<=(others=>'0');
end if;
    if(count(4)='1') then T5<= ("0" & Expect & "0000"); else T5<=(others=>'0');
end if;
end process;
res <= T1+T2+T3+T4+T5;
Compare proc: process(res, sum) is begin
    if(res<sum) then com flag<='0';</pre>
    else com flag<='1';</pre>
    end if; end process;
end architecture compare_arch;
```

Input Reader Unit

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity Input_rdr is
port(
    Input: in std_logic_vector(7 downto 0);
    cal_en,reset: in std_logic;
    count: inout std_logic_vector(4 downto 0);
    sum: inout std logic vector(12 downto 0)
);
end entity;
architecture Input_rdr_arch of Input_rdr is
begin
read proc: process(cal en,reset) begin
if(reset = '1') then
    sum<=(others=>'0');
    count<=(others=>'0');
elsif(cal en='1') then
    sum <= sum+input;</pre>
    count <= count +1;</pre>
end if;
end process;
end architecture Input_rdr_arch;
```

Speed Register

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use STD.textio.all;
use IEEE.std_logic_textio.all;
use ieee.numeric std.ALL;
entity Speed_reg is
generic(
    Dwidth: integer:=12;
    Awidth: integer:=11);
port(
    clk,wr : in std logic;
    wdata : in std_logic_vector(Dwidth-1 downto 0);
    Wadd T,RAdd : in std_logic_vector(Awidth-1 downto 0);
    rdata: out std_logic_vector(Dwidth-1 downto 0);
    spd_add_load: in std_logic);
end entity;
architecture Speed reg arch of Speed reg is
type array type is array(0 to 2**Awidth-1) of std logic vector(Dwidth-1 downto
0);
signal array reg: array type := (others=>(others=>'0'));
signal Wadd : std logic vector(Awidth-1 downto 0);
begin
Addr buf proc: process(spd add load) begin
    if(spd add load = '1') then Wadd <= Wadd T; end if;</pre>
    end process;
speed proc: process(clk,wr,wdata,wadd,radd) begin
if(rising edge(clk)) then
    if(wr='1') then
        array reg(to_integer(unsigned(wadd))) <= wdata;</pre>
       end if;
     rdata <= array reg(to_integer(unsigned(radd)));</pre>
end if;
end process;
end architecture;
```

Read address Generator

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Read_addr_gen is
 Port (
 Item: in std_logic_vector(1 downto 0);
 Idx: in std_logic_vector(4 downto 0);
 add out: out std logic vector(11 downto 0);
 profile: in std_logic_vector(3 downto 0);
 disable: in std_logic;
 flg mem radd: in std logic vector(7 downto 0)
end Read_addr_gen;
architecture Read_addr_gen_arch of Read_addr_gen is
signal profile T: std logic vector(3 downto 0);
type state type is (state1,state2);
begin
--Block proc: process(disable) is begin
--if(disable = '0') then add out <= profile T & '0' & Item & Idx;
--elsif(disable = '1') then add out <= profile & flg mem radd; --
Profile T<=profile;</pre>
--end if;
--end process;
-- UPDATE proc: process(disable) is begin
--if(disable = '1') then Profile_T<=profile;</pre>
--end if;
--end process;
--end Read addr gen arch;
add out <= (profile T & '0' & Item & Idx) when (disable = '0') else
            (profile & flg mem radd) when (disable = '1');
profile T <= profile when (disable = '1');</pre>
end Read_addr_gen_arch;
```

Flag Memory Register

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use STD.textio.all;
use IEEE.std logic textio.all;
use ieee.numeric_std.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity flg mem is
generic (
    Dwidth: integer:=16;
    Awidth: integer:=12);
port(
    clk,wr : in std_logic;
    wdata : in std logic;
    Wadd, radd : in std logic vector(Awidth-1 downto 0);
    rdata: out std logic);
      profile: in std logic vector(3 downto 0));
end entity;
architecture flq mem arch of flq mem is
type array type is array(0 to 2**Awidth-1) of std logic vector(Dwidth-1 downto 0);
signal array reg: array type := (others => (others => '0'));
signal profile w,profile_r:std_logic_vector(3 downto 0);
begin
write proc: process(clk,wr,wdata,wadd,radd) begin
if(rising edge(clk)) then
    if(wr='1') then
        array_reg(to_integer(unsigned(wadd(7 downto 0))))(to_integer(unsigned(profile w))) <=</pre>
wdata; --bit wise acc
    else
         if(radd(7 downto 0) < 32) then</pre>
         rdata <= array reg(to_integer(unsigned(radd(7 downto</pre>
0))))(to_integer(unsigned(profile r))) or array reg(0)(to_integer(unsigned(profile r)));
          elsif(radd(7 downto 0) < 64) then</pre>
          rdata <= array reg(to integer(unsigned(radd(7 downto
0)))) (to integer (unsigned (profile r))) or array reg (32) (to integer (unsigned (profile r)));
          elsif(radd(7 downto 0) < 96) then</pre>
         rdata <= array reg(to_integer(unsigned(radd(7 downto</pre>
0))))(to_integer(unsigned(profile_r))) or array_reg(64)(to_integer(unsigned(profile_r)));
          elsif(radd(7 downto 0) < 128) then</pre>
          rdata <= array reg(to integer(unsigned(radd(7 downto
0)))) (to integer (unsigned (profile r))) or array reg (96) (to integer (unsigned (profile r)));
          elsif(radd(7 downto 0) < 160) then</pre>
          rdata <= array_reg(to_integer(unsigned(radd(7 downto</pre>
0)))) (to integer (unsigned (profile r))) or array reg (128) (to integer (unsigned (profile r)));
          elsif(radd(7 downto 0) < 192) then</pre>
          rdata <= array_reg(to_integer(unsigned(radd(7 downto</pre>
0))))(to_integer(unsigned(profile r))) or array reg(160)(to_integer(unsigned(profile r)));
          elsif(radd(7 downto 0) < 224) then</pre>
          rdata <= array reg(to integer(unsigned(radd(7 downto
0))))(to_integer(unsigned(profile_r))) or array_reg(192)(to_integer(unsigned(profile_r)));
          elsif(radd(7 downto 0) < 256) then</pre>
         rdata <= array_reg(to_integer(unsigned(radd(7 downto</pre>
0)))) (to integer (unsigned (profile r))) or array reg(224) (to integer (unsigned (profile r)));
         else rdata <='Z'; end if;</pre>
        end if;
end if;
end process:
profile_w <= Wadd(11 downto 8);</pre>
profile_r <= radd(11 downto 8);</pre>
end architecture:
```

Control Unit

```
library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity control is
port(
clk, ctr_rst : in std_logic;
--Reset Pins
PC rst,ins rst,timer rst, in rdr reset,mtep rst,Obuf rst: out std logic;
Ibuf rst,mean rst: out std logic;
spd add load: out std logic;
profile ld: out std logic;
--Other control signal pin
ROM rd, PC en, PC ld, disen read block, timer ld, flg wr : out std logic;
flg wdata, spd wr, cal en, Mean load, Obuf load: out std logic;
Ibuf load, mtep load, ins ld: out std logic;
flg mem radd : out std logic vector(7 downto 0);
sen_req_itm : out std_logic_vector(1 downto 0);
sen req idx : out std logic vector(4 downto 0);
--External Flags
Timer_fg, com_fg,flg_rd : in std_logic;
--Instrction
ins : in std_logic_vector(3 downto 0);
sen req itm in: in std logic vector (5 downto 0)
end entity control;
architecture control_arch of control is
type state type is (Initial, Ideal, Fetch one, Fetch two, Decode, Add2p, Point, Setval,
control, Findmean , compare, JIC, waitt, waitt3,
waitt2, findmean7, Findmean6, findmean5, findmean4, findmean3, findmean22, findmean2, control
two,setval two,Setval three,point two,add2p three,Add2p two);
signal Current state, Next state : state type;
--signal ins reg : std logic vector(3 downto 0);
signal itm: std logic vector(1 downto 0);
signal idx: std logic vector(4 downto 0);
begin
--ins reg <= ins;</pre>
clk proc: process(clk,ctr rst) begin
if(ctr rst = '1') then
                                                                                       19
```

```
Current_state <= Initial;</pre>
elsif(rising_edge(clk)) then
    Current_state <= Next_state;</pre>
    end if;
end process;
Control_proc: process(Current_state,ins,Timer_fg, com_fg )
begin
case (Current state) is
    When Initial =>
        PC rst <='1';
         ins rst <='1';
         timer rst <='1';
         in rdr reset <='1';
         mtep rst <='1';</pre>
         Obuf_rst <='1';
         Ibuf rst <='1';</pre>
         mean rst <='1';</pre>
         spd add load <='0';
         Next state <= Ideal;</pre>
    When Ideal =>
         PC rst <='0';</pre>
         ins_rst <='0';
         timer rst <= '0';
        in rdr reset <= '0';
         mtep rst <='0';</pre>
         Obuf rst <='0';
         Ibuf rst <='0';</pre>
         mean rst <='0';</pre>
         Next_state <= Fetch_one;</pre>
    When Fetch_one =>
         ROM rd <= '1';
         ins_ld <= '1';
         Mean load <= '0';
         mtep_load <= '0';</pre>
         PC 1\overline{d} \leftarrow 0';
         PC_en <= '0';</pre>
         Next state <= Fetch two;</pre>
    When Fetch two =>
         Next state <= Decode;</pre>
    When Decode =>
         ROM rd <='0';
         ins_ld<='0';
         ins_reg <= ins;</pre>
    -- if (ins reg(3)='0') then Next state<=Initial;
         if(ins = "1000") then Next_state <= Add2p;</pre>
         elsif(ins = "1001") then Next state <= Point;</pre>
         elsif(ins= "1010") then Next_state <= Setval;</pre>
         elsif(ins="1011") then Next_state<= control;</pre>
         elsif(ins = "1100") then Next_state<=Findmean;</pre>
         elsif(ins = "1101") then Next_state <= compare;</pre>
         elsif(ins = "1110") then Next_state <= JIC;</pre>
         elsif(ins = "1111") then Next state <= waitt;</pre>
         else Next state <= Initial;</pre>
         end if;
```

```
When Add2p =>
   disen_read_block <= '1';</pre>
   flg_wdata <= '1';</pre>
   flg_wr <= '1';
   Next_state <= Add2p_two;</pre>
When Add2p two =>
   PC en <= '1';
   Next state <= Add2p three;</pre>
when Add2p three =>
   PC en <= '0';
   flg_wdata <= '0';</pre>
   flg wr <= '0';
   disen_read_block <= '0';</pre>
   Next state <= Fetch one;</pre>
when point =>
   spd add load <= '1';
   Next state <= point_two;</pre>
   PC en <= '1';
   Next state <= point two;</pre>
when point two =>
   spd ad\overline{d} load <= '0';
   PC en <= '0';</pre>
   Next state <= Fetch_one;</pre>
when Setval =>
   spd wr <= '1';
   Next_state <= Setval_two;</pre>
   PC_en <= '1';</pre>
when Setval two =>
   PC en <= '0';
   Next state <= Setval three;</pre>
when Setval three =>
   spd wr <= '0';
   Next state <= Fetch one;</pre>
when control =>
   disen read block <= '1';</pre>
   PC en <= '1';
   Next state <= control two;</pre>
when control_two=>
   PC_en <= '0';</pre>
   disen_read_block <= '0';</pre>
   Next_state <= Fetch_one;</pre>
-----Find Mean ----->>>>>
when Findmean =>
   itm <= sen_req_itm_in(1 downto 0);</pre>
   disen_read_block <= '1';</pre>
   flg wr <= '0';
```

```
idx <= "00000";
    PC en <= '1';
    Next state <= Findmean2;</pre>
when Findmean2 =>
    cal en<='0';
    PC_en <= '0';</pre>
    if(idx = "111111") then
         disen read block <= '0';</pre>
         Next state <= Fetch one;</pre>
         Mean load <= '1';
    else
         flg mem radd <= '1' & itm & idx;
         Next state <= findmean22;</pre>
    end if;
When Findmean22 =>
    Next state <= Findmean3;</pre>
When Findmean3 =>
    if(flg_rd = '1') then
         sen req itm <= itm;</pre>
         sen_req_idx <= idx;</pre>
         Next state <= Findmean4;</pre>
    else
         idx \le idx +1;
         Next state <= Findmean2;</pre>
    end if;
When Findmean4 =>
    Next_state <= findmean5;</pre>
When Findmean5 =>
    Ibuf_load <= '1';</pre>
    Next state <= Findmean6;</pre>
When findmean6 =>
    Next state <= Findmean7;</pre>
when findmean7 =>
    Next state <= Findmean2;</pre>
    cal_en <= '1';
    idx \le idx+1;
-----Compare-----
When compare =>
    mtep_load <= '1';</pre>
    Next state <= Fetch one;</pre>
    PC_en <= '1';</pre>
when JIC =>
    if(com_fg = '1') then
         PC_ld <= '1';</pre>
         Next_state <= Fetch_one;</pre>
    else
         PC_en <= '1';</pre>
         Next state <= Fetch one;</pre>
    end if;
when Waitt =>
    timer ld <= '1';
```

```
Next_state <= waitt2;
when Waitt2 =>
    Next_state <= waitt3;

when waitt3 =>
    timer_ld <= '0';
    if(Timer_fg = '1') then
        Next_state <= Fetch_one;
        PC_en <= '1';
    end if;

When others=>
    Next_state <= Initial;
end case;
end process control_proc;

end architecture Control_arch;</pre>
```

4. Give a complete VHDL code for the processor.

By including all components without control unit, created no_ctr.vhd model. Processor consists of both no_ctr and control unit.

----- NO CONTROL UNIT-----

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity proc no ctr is
generic(
w 12 :integer:=12;
w 13 : integer:=13;
w 8 : integer:=8;
w 11 : integer:=11;
w 16 : integer:=16
);
Port (
clk: in std_logic;
--Contrl unit signals-----////****
PC_rst,PC_ld, ins_rst,ins_ld,timer_rst,timer_ld,flg_wr,flg_wdata,PC_en : in
std logic;
spd_wr,in_rdr_reset,cal_en,mean_rst,mean_load,mtep_rst,disen_read_block : in
std logic;
mtep load, obuf rst, obuf load, ibuf rst, ibuf load, rom rd : in std logic;
spd add load: in std logic;
sen req itm in:out std logic vector(5 downto 0);
ins : out std logic vector(3 downto 0);
timer fg,com fg,flg rd : out std logic;
```

```
sen_req_itm: in std_logic_vector(1 downto 0);
 sen_req_idx: in std_logic_vector(4 downto 0);
flg mem radd: in std logic vector(7 downto 0);
--Main memory in out ------////****
Rom read: out std logic;
Rom_r_add: out std_logic_vector(11 downto 0);
ROM d out: in std logic vector(15 downto 0);
--Inout pins ------/////*****
actuator rd item: in std logic vector(1 downto 0);
actuator rd index: in std logic vector (4 downto 0);
Sensor rqst address: out std logic vector(6 downto 0);
Actuator output value: out std logic vector(11 downto 0);
Sensor Input value: in std logic vector(7 downto 0)
);
end proc no ctr;
architecture proc no ctr arch of proc no ctr is
signal ins reg Q, radd s, output D, spd read data: std logic vector(11 downto 0);
signal sum D,Sum Q: std logic vector(12 downto 0);
signal expect s,count input:std logic_vector(7 downto 0);
signal Flg RData: std logic;
signal count: std logic vector(4 downto 0);
signal Wadd signal, Radd signal : std logic vector(10 downto 0);
begin
PC: entity work.PC(PC arch) --checked
generic map(width => w 12)
port map(clk=>clk,PC en=>PC en,reset =>
PC rst,load=>PC ld,Oaddr=>ROM r add,Laddr=>INS REG Q);
Ins reg: entity work.Reg(Reg arch) --checked
generic map(width => w 12)
port map(clk=>clk,reset=>ins rst,load=>ins ld,D=>ROM d out(11 downto
0),Q=>ins reg Q);
Timer: entity work. Timer (Timer arch) --checked
generic map(width=>w 12)
port map(clk=>clk,reset=>timer rst,load=>Timer ld,Ltime=>ins reg Q,Z=>timer fg);
Mean reg: entity work.Reg(Reg arch) --checked
generic map(width => w 13)
port map(clk=>clk,reset=>mean rst,load=>mean load,D=>sum D,Q=>Sum Q);
Mean Temp Reg: entity work. Reg (Reg arch) -- checked
generic map(width => w 8)
port map(clk=>clk,reset=>mtep rst,load=>mtep load,Q=>expect s,D=>ins reg Q(11 downto
4));
Output Buffer: entity work. Reg (Reg arch) --checked
generic map(width => w 12)
port
map(clk=>clk,reset=>obuf rst,load=>obuf load,D=>output D,Q=>Actuator output value);
Input Buffer: entity work.Reg(Reg arch) -- checked
generic map(width => w_8)
port
map(clk=>clk,reset=>ibuf rst,load=>ibuf load,D=>Sensor Input value,Q=>count input);
tri buf: entity work.tri buf(tri buf arch) --checked
port map(data in=>spd read data, en=>Flg RData, tri out=>output D);
```


```
compare: entity work.compare(compare arch) --checked
port map(Expect=>expect s, Sum=>Sum Q, count=>count ,com flag=>com fg);
Input Reader: entity work. Input rdr (Input rdr arch) --checked
port map(Input=>count input,
Cal_en=>cal_en,reset=>in_rdr_reset,count=>Count,sum=>Sum_D);
Speed_mem: entity work.Speed_reg(speed_reg_arch) --checked
Generic map (Dwidth=>W_12, Awidth=>w_11)
port map(clk=>clk,wr=>spd wr,Wdata=>ins reg Q
,Wadd T=>Wadd signal,Radd=>Radd signal,rdata=>spd read data,spd add load=>spd add loa
d);
Read addr gen: entity work. Read addr gen --checked
map(Item=>actuator rd item,flg mem radd=>flg mem radd,Idx=>actuator rd index,add out=
>radd s,profile=>ins reg Q(11 downto 8),disable=>disen read block);
Flag mem: entity work.flg mem
generic map(Dwidth=>w 16,Awidth=>w 12)
map(clk=>clk,wr=>flg wr,wdata=>flg wdata,wadd=>ins reg Q,radd=>radd s,rdata=>flg RDat
a);
Wadd signal <= (ins reg Q(11 downto 8) & ins reg Q(6 downto 0));
Radd signal <= (radd s(11 downto 8) & radd s(6 downto 0));
Rom read <= rom rd;
flg rd <= Flg RData;
Sensor rqst address <= sen req itm ← sen req idx;
ins <= ROM_d_out(15 downto 12);</pre>
--radd_s <= ins_reg_Q(11 downto 8) & flg_mem_radd;
sen_req_itm_in <= ins_reg_Q(5 downto 0);</pre>
end proc_no_ctr_arch;
```

```
-----TOP MODULE - PROCESSROR-----
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Processor is
    generic(
       w 12 :integer:=12;
        w 13 : integer:=13;
        w 8 : integer:=8;
       w 11 : integer:=11;
       w 16 : integer:=16
    );
 Port (
 clk : in std logic;
 --Memory Control pin
 ROM read : out std logic; --ok
 ROM r add : out std logic vector(11 downto 0); --ok
 ROM d out : in std logic vector(15 downto 0); --ok
 --IO pin
 actuator rd item : in std logic vector(1 downto 0); --ok
 actuator rd index : in std logic vector (4 downto 0); --ok
 Sensor input velue : in std logic vector(7 downto 0); --ok
 Actuator output value : out std logic vector(11 downto 0); --ok
 Sensor Request Address : out std logic vector (6 downto 0); --ok
 --Reset control unit
 ctr rst : in std logic
 );
end Processor;
architecture Processor Arch of Processor is
-- Internal control paths
signal PC rst,PC ld, ins rst,ins ld,timer rst,timer ld,flg wr,flg wdata,PC en :
std logic;
signal spd wr,in rdr reset,cal en,mean rst,mean load,mtep rst,disen read block :
std logic;
signal mtep load,obuf rst,obuf load,ibuf rst,ibuf load,rom rd,spd add load :
std logic;
signal ins : std logic vector(3 downto 0);
signal timer fg,com fg,flg rd : std logic;
signal sen req itm: std logic vector(1 downto 0);
signal sen req idx: std logic vector(4 downto 0);
signal flg mem radd: std logic vector(7 downto 0);
signal sen req itm in: std logic vector(5 downto 0);
begin
No CTR sys: entity work.proc no ctr (proc no ctr arch)
generic map(w 12=>w 12,w 13=>w 13,w 8=>w 8,w 11=>w 11,w 16=>w 16)
port map (
--Control unit signals
clk=>clk,PC rst => PC rst,PC ld => PC ld, ins rst => ins rst,ins ld => ins ld,
```

```
timer rst => timer rst,timer ld =>
timer ld,flg wr=>flg wr,flg wdata=>flg wdata,PC en=>PC en,
spd wr=>spd wr,in rdr reset=>in rdr reset,cal en=>cal en,mean rst=>mean rst,
mean_load=>mean_load,mtep_rst=>mtep_rst,disen_read_block=>disen_read_block,
mtep_load=>mtep_load,obuf_rst=>obuf_rst,obuf_load=>obuf_load,ibuf_rst=>ibuf_rst,
ibuf load=>ibuf load,rom rd=>rom rd,spd add load=>spd add load,sen req itm in=>sen re
q_itm_in,
ins=>ins,
timer fg=>timer fg,com fg=>com fg,flg rd=>flg rd,
sen req itm=>sen req itm,
sen req idx⇒sen req idx,
flg mem radd => flg mem radd,
--Main Memory in out
Rom read => ROM read,
Rom r add => ROM r add,
ROM d out => ROM d out,
--Input Pins
actuator rd item => actuator rd item,
actuator rd index => actuator rd index,
Sensor rqst address => Sensor Request Address,
Actuator output value => Actuator output value,
Sensor Input value => Sensor input velue
);
CONTROL U: entity work.control(control arch)
port map (
-- Reset Pins and clocks
clk=>clk, ctr_rst=>ctr_rst,PC_rst=>PC_rst,ins_rst=>ins_rst,timer_rst=>timer_rst,
in_rdr_reset=>in_rdr_reset,mtep_rst=>mtep_rst,Obuf_rst=>Obuf_rst,
Ibuf rst=>Ibuf rst,mean rst=>mean rst,spd add load=>spd add load,sen req itm in=>sen
req itm in,
--Other control signal pin
ROM rd=>ROM rd,PC en=>PC en,PC ld=>PC ld,disen read_block=>disen_read_block,
timer ld=>timer ld,flg wr=>flg wr,
flg wdata=>flg wdata,flg rd=>flg rd,spd wr=>spd wr,cal en=>cal en,
Mean_load=>Mean_load,Obuf load=>Obuf load,
Ibuf load=>Ibuf load, mtep load=>mtep load, ins ld=>ins ld,
flg mem radd=>flg mem radd,
sen_req_itm=>sen req itm,
sen_req_idx=>sen req idx,
--External Flags
Timer fg=>Timer fg, com fg=>com fg,
ins=>ins
);
end Processor Arch;
                                                                                     27
```

5. Draw timing diagrams to realize the instructions of the processor you have designed.

To simulate the processor functionality and make Timing diagrams, create a Test setup as follows.



Here, RAM initialized with this program:

```
1000 0001 000 00010 -- ADD2P 1 0 3 ;Add motor 2 to profile 1
1000 0001 000 00011 -- ADD2P 1 0 4 ;Add motor 3 to profile 1
1000 0001 100 00000 -- ADD2P 1 0 0 ; Add all temp sensor to profile 1
1001 0001 000 00010 -- Point 1 0 2 ; Point to motor2 profile1
                    -- Setval 511 ; Set value 511 to located point
1010 001111111111
1001 0001 000 00011 -- Point 1 0 3 ; Point to motor3 profile 1
1010 001001110001
                    -- Setval 625 ; Set value 625 to located point
                                 ; Start profile 1
1011 000000000001
                    -- Control 1
1111 000000000111
                    -- Waitt 7
                                  ; wait 7 clocks
1100 000100000000
                    -- Findmean 1,0 ; Find mean val of all temp sensor
1101 000011001000
                   -- compare 200; find the mean >200
1110 000000001001
                    -- JIC 9
                             ; if mean > given vale, jump to 8
0000 000000000000
                    -- Reset
                                   ; reset
```


To demonstrate the Sensor values, use another memory element. It act as a sensor driver and provide sensor read value. To verification purpose, initialized this RAM randomly using below python snippet.

```
import numpy as np
file = open("sensor_val.txt","w")


for j in range(0,2**7):
    bval = np.random.randint(2,size=8)
    print(bval)
    for i in range(0,8):
        file.write(str(bval[i]))
    file.write("\n")

file.close()
```


1. Initially control unit set all registers to reset state(0 state).





2. Fetch & Decode




3. Add2P









4. Point and Setval






After the point and setval instructions, these are the speed memory content,




5. Waitt




6. Findmean

Findmean is the most computationally expansive operation in this processor. It summing up all the enabled sensor values and locate them in mean register.



7. Comapre & JIC

Check the mean value < Expected value. If true, go to given address. Else continue. In this example condition was true.



8. Reset

Reset to the Initial stage.

Reset processor to initial stage.

