Pipelined MAC unit (rtl/mac.v)



All registers: posedge clk, synchronous rst. Latency: 2 cycles. Throughput: 1 MAC / cycle.