QEV2

Qseven 2.0 Evaluation Baseboard


Rev. B.4


Content


- Page 1 MAIN
- Page 2 Block Diagram
- Page 3 Qseven 2.0 Connector
- Page 4 PCIe Clock Buffer
- Page 5 PCIe x1 Slot 1-3 / USB OTG
- Page 6 PCIe x1 Slot 0 / miniPCIe
- Page 7 Ethernet / 2x USB 2.0
- Page 8 USB ReDriver / 2x USB 3.0
- Page 9 4x USB 2.0 / USB Setup
- Page 10 PCIe x16 for GCA / COM 2
- Page 11 LVDS (eDP)
- Page 12 SATA / SDIO
- Page 13 Audio Codec Card Slot
- Page 14 HDA Codec
- Page 15 Super IO / COM 0-1
- Page 16 LPC (GPIO) / I2C EEPROM / SPI / CAN
- Page 17 POST display
- Page 18 BATT / SPKR / Feature / FAN
- Page 19 SVR +V5S, +V3.3S
- Page 20 +V5A / SVR +V3.3A / Power LEDs
- Page 21 ATX / DC Power Input
- Page 22 Revision History


Variants


Base Components used on all options




























PCIe x16 for Graphic Card Adapter (MGCA, HGCA) Serial port from Oseven module (COM2) PRSNT1# A2 +12V4 A3 C100nS03V50X +12V2 112V4 A3 0+V12 112V5 A4 A4 GND6 A5 JTAG2 A6 X JTAG3 A7 X JTAG4 A8 X JTAG5 A9 X 1-3.3V2 A10 0+V3.3S 1-3.3V2 A10 0+V3.3S +V3.3SO SMCLK ||C84 || C100nS03V50X B8 GND2 +3.3V1 JTAG1 ×B11 JTAG1 3.3VAUX WAKE# C100nS03V50X C82 +V3.3SO-C100nS03V50X C100nS03V50X R87 INVALID R1%10kS03 R1%10kS03 HDMI CEC support R85 B12 B13 B14 BS//D3 GND7 _ NA_ -≪>> 1_WIRE_BUS 3,18 3 Q7_UART_TX >> COM2_TX A13 A14 R1%10kS03 REFCLKREFCLKGND8
HSIP_0
HSIP_0
HSIN_0
HS GND3 HSOP (REFCLK+ R5%0R0S02 3 Q7_UART_RTS# >> 3 DP LOP/TMDS L2P >> B14 HSON_0 B16 HSON_0 GND4 PRSNT2# DIN3 DOUT2 COM2 RTS# 3 DP_LON/TMDS_L2N ROUT2B ROUT1 SDVO_TVCLKIN_P 3
SDVO_TVCLKIN_N 3 R331 ~~~ COM2 RX B18 B19 B19 HSOP 3 O7 HART RX <<-ROUT2 → COM2_CTS# R5%0R0S02 3 Q7 UART CTS# <<-B19 B20 B21 B22 B23 B24 × 16 ROUT4 ROUT5 ROUT3 RIN3 R5%0R0S02 3 DP_L1N/TMDS_L1N >> HSON_1 GND10 RIN4 RIN5 R332 SDVO_INT_P 3 SP3243EUEAL SSOP 3 DP_L2P/TMDS_L0P >>> 3 DP L2N/TMDS L0N >>> HSOP 2 TP11 ()-P5%/nPnSn2 HSON 2 B25 HSON_2 GND12 R5%0R0S02 GND12 DP_AUXN 3 3 DP_L3P/TMDS_CLKP 3 DP_L3N/TMDS_CLKN HSOP_3 HSON_3 B29 B30 GND14 RSVD3 3 HDMI_CTRL_DAT «>>-PRSNT2#1 TEST POINT TEST POINT B32 PRSNT2 GND15 **B33 | GND15 | HSOP_4 | HSON_4 R5%0R0S03 RSVD7 A34 GND30 A35 HSIP_4 HSIN_4 A36 A37 ESD spec: +/-15kV HBM, +/-15kV air, +/-8kV contact TEST POINT GND22 B36 GND22 B37 GND23 ->> DP_HDMI_HPD# 3 Max. Data Rate: 1Mbps **B38 HSOP_5 **B39 HSON_5 HSIN_4 GND31 GND32 HSIP_5 HSIN_5 GND33 GND34 HSIP_6 A43 HSIP_6 HSON_5 GND24 DP_HPD# 3 B40 × B41 × B42 × B43 B44 XST1x3S GND25 HSOP_6 P5 HSON_6 GND26 Jumper X22 settings: HSIP_6
HSIN_6
GND36
GND36
HSIP_7
HSIN_7
GND37
RSVD8
GND54
HSIP_8
HSIP_8
HSIP_8
A53 1-2: HDMI_HPD# (default) B45 B46 2-3: DP HPD# HSOP 7 M.IMPR254 B46 HSON_7 B48 PRSNT2# B50 HSOP_8 B51 HSON_8 GND28 B53 GND38 GND38 HSON 7 FB120R0A6S03 COM2_RX_CON FB120R0A6S03 PRSNT2#2 COM2_RX COM2_RTS#_CON HSIP_8 A53 HSIN 8 A54 GND55 A55 GND56 A56 GND56 A56 GND57 A59 GND57 A59 GND57 A59 GND59 A63 GND59 A63 GND60 A64 HSIP_10 A62 GND59 A63 GND60 A64 HSIP_11 A66 FB120R0A6S03 GND39 HSOP 9 × B54 × B55 × B56 B57 COM2 CTS# CON HSON_9 GND40 B57 B58 HSOP_10 HSON_10 GND42 GND41 FB16 FB120R0A6S03 B61 × B62 × B63 × B64 CND43 GND43 HSOP_11 HSON_11 GND44 GND45 B65 × B66 × B67 × B68 +V12 +V12 HSOP_12 HSON_12 B69 × B70 × B71 × B72 GND46 C74 GND47 C73 C79 C80 C22uS10V16X_X7R C100nS03V50X HSON 13 C100nS03V50X C22uS10V16X X7R GND49 HSOP_14 HSON_14 GND50 B76 B77 B78 B79 HSON_14 GND50 GND51 HSOP_15 +V3.3S +V3.3S B79 B80 B81 B82 HSON_15 GND52 <Variant Name> C76 C78 C75 C77 C22uS06V16X C100nS03V50X C22uS06V16X C100nS03V50X Congatec AG congatec XPCIEXPR16X D-94469 Deggendorf PCle x16 for GCA / COM 2 Size A3 Document Number LIKR QEV2 Monday, June 13, 2016





























Revision History

Rev. X.0	MAY/16/2013	LIKR	all	design created
Rev. A.0	OCT/25/2013	LIKR	all	Test points were changed to the same type.
			1	H8 connected to GND. Probe M33 was added.
			3	SDVO signals were connected to module. TP1-TP4 were removed.
			4	Test points were added - TP16, TP17.
			6	R275 was replaced by X36.
			10	SDVO signals were added for supporting Qseven 1.2 modules.
			14	Connection of S/PDIF IN and S/PDIF OUT was corrected.
			16	Option for supplying SPI socket from standby power rail was added. Connection of M13 switch was changed (M13 pin 3 is connected to SPI_HOLD# now). U43 and C16 were removed.
			18	Value of R264 was updated. U4 was changed for a new type.
			19	DC/DC converter connected to +V12_IN. Values of R200,R201,C200,R195,R196,C198 were updated.
			20	+V3.3A DC/DC converter was updated (R240,U33,L4).
			21	C189 connection was changed from +V12 to +V12_IN. C275 and D30 were added.
Rev. B.0	JUN/04/2014	LIKR	5	USB OTG implementation (USB B connector was changed for micro USB AB)
			10	R92 was added (NA by default)
			13	HDA topology improvement
Rev. B.1	JUL/29/2014	LIKR	5	USB OTG updated to achieve compatibility with Qseven 1.2 (R158, R159), U23 set to NA
Rev. B.2	SEP/22/2014	LIKR	5	USB OTG updated. Jumper X37 was added to drive USB ID pin manually.
Rev. B.3	NOV/03/2014	LIKR	5	USB OTG updated. R158 is set to NA, R159 is changed to OR (QEV2 is no longer backward compatible with Qseven 1.2 modules).
Rev. B.4	JUN/13/2016	LIKR	8	R172, R291, R293, R305 are added to BOM (reason for change is behaviour of USB port on QA40).