

CET6

COM.0 Type 6 Evaluation Baseboard


Rev. C.0

Content

| | |
|---------|----------------------------------|
| Page 1 | MAIN |
| Page 2 | Block Diagram |
| Page 3 | COM Express connector AB |
| Page 4 | COM Express connector CD |
| Page 5 | USB 3.0 |
| Page 6 | USB 2.0 / LAN |
| Page 7 | PCI Express Clock |
| Page 8 | PCI Express Slot 0..3 |
| Page 9 | PCI Express Slot 4..5 / PEG |
| Page 10 | Express Card / Mini PCIE |
| Page 11 | SATA / SDIO |
| Page 12 | Digital Display Interface 1 |
| Page 13 | HDMI / Display Port 2 |
| Page 14 | HDMI / Display Port 3 |
| Page 15 | LVDS |
| Page 16 | VGA |
| Page 17 | HD Audio |
| Page 18 | Super IO |
| Page 19 | RS232 / Parallel Port |
| Page 20 | SPI / I2C / Battery Support |
| Page 21 | Battery / SPK / Feature / FAN |
| Page 22 | ATX Power |
| Page 23 | Postcode / 1.5 V / 3.3 V Standby |
| Page 24 | Single Supply Power |
| Page 25 | Revision History |

Variants

Base Standard w/ SuperIO W83627-DHG-P




<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany



| | | | |
|---|-------------------------------|--|----------------|
| Title CET6 - COM Express Type 6 Evaluation Backplane | | | |
| Size B | Document Number CET6SC0 | | Created SRO |
| | Date: Thursday, July 03, 2014 | | Rev C.0 |
| Sheet 1 of 25 | | | |





<Core Design>

Congatec AG
 Auwiesenstrasse 5
 D-94469 Deggendorf
 Germany



| Title | | | |
|---------------|-------------------------|----------|---------|
| Block Diagram | | | |
| Size | Document Number | Created | Rev |
| B | CET6SC0 | SRO, KLI | C.0 |
| Date: | Thursday, July 03, 2014 | Sheet | 2 of 25 |







USB 3.0

USB 3.0 spec. requires
low ESR cap (>= 120 uF)
directly connected to I/O connector

Layout Note: Route USB 3.0 signals through
D44, D45, D46, D47 in the following style




<Core Design>

Congatec AG
Auenstrasse 5
D-94469 Deggendorf
Germany



| | | | |
|----------------------------------|----------------------------|---------------------|------------|
| Title USB 3.0 | | | |
| Size C | Document Number CE165C0 | Created SRO, KLI | Rev C.0 |
| Date: Thursday, July 03, 2014 | Sheet 5 | of 25 | |



PCI Express SLOT 0 / Lane 0

PCI Express SLOT 1 / Lane 1

PCI Express SLOT 2 / Lane 3



PCI Express SLOT 3 / Lane 4

Legend:

- 7,9,10 SMBCLK_PCIE <<>
- 7,9,10 SMBDAT_PCIE <<>
- 3,9,10,21 PCIE_WAKE# <<>
- 7,9,10,12 PCIE_RST# <<>

<Core Design>

| | | | | | |
|---|--------------------------|--|--|------------------|---------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | | | | | |
| Title: PCI Express Slot 0 .. 3 | | | | | |
| Size B | Document Number: CET6SC0 | | | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | | | Sheet 8 | of 25 |



PCI Express SLOT 0 / Lane 0

KL1 B.0:
C53, C59, C74, C76 were
changed for MLCC


PCI Express SLOT 1 / Lane 1

PCI Express SLOT 2 / Lane 3

PCI Express SLOT 3 / Lane 4

<Core Design>

| | | | |
|---|----------------------------|---------------------|------------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | | | |
| Title PCI Express Slot 0 .. 3 | | | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 8 | of 25 |



PCI Express SLOT 0 / Lane 0

KL1 B.0:
C53, C59, C74, C76 were changed for MLCC


PCI Express SLOT 1 / Lane 1

PCI Express SLOT 2 / Lane 3

PCI Express SLOT 3 / Lane 4

<Core Design>

| | | | |
|---|-----------------------------------|-----------------|----------------------------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | | | |
| Title PCI Express Slot 0 .. 3 | | | |
| Size B | Document Number CET6SC0 | | Created SRO, KLI |
| | | | Rev C.0 |
| Date: Thursday, July 03, 2014 | Sheet 8 | of 25 | |



PCI Express SLOT 0 / Lane 0

KLI B.0:
C53, C59, C74, C76 were
changed for MLCC

PCI Express SLOT 1 / Lane 1

PCI Express SLOT 2 / Lane 3

PCI Express SLOT 3 / Lane 4

<Core Design>

| | | | |
|---|-----------------------------------|----------------------------|-------------------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | | | |
| Title PCI Express Slot 0 .. 3 | | | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet | 8 of 25 |

PCI Express SLOT 0 / Lane 0


KL1 B.0:
C53, C59, C74, C76 were
changed for MLCC


PCI Express SLOT 1 / Lane 1

PCI Express SLOT 2 / Lane 3

PCI Express SLOT 3 / Lane 4

<Core Design>

| | | | |
|---|----------------------------|---|------------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | |  the rhythm of embedded computing | |
| Title PCI Express Slot 0 .. 3 | | | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 8 | of 25 |



PCI Express SLOT 0 / Lane 0


KL1 B.0:
C53, C59, C74, C76 were
changed for MLCC

PCI Express SLOT 1 / Lane 1


PCI Express SLOT 2 / Lane 3

PCI Express SLOT 3 / Lane 4


<Core Design>

| | | | |
|---|----------------------------|---|------------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | |  the rhythm of embedded computing | |
| Title PCI Express Slot 0 .. 3 | | | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 8 | of 25 |


PCI Express for Graphics (PEG)



PCI Express SLOT 4 / Lane 6



PCI Express SLOT 5 / Lane 7




&ltCore Design>


Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany




| | | | | |
|------------------|-------------------------|---------|----------|---------|
| Title | | | | |
| PEG, PCle 4 .. 5 | | | | |
| Size B | Document Number | Created | SRO, KLI | Rev C.0 |
| | CET6SC0 | | | |
| Date: | Thursday, July 03, 2014 | Sheet | 9 | of 25 |



SATA



KLI B.0:
SATA connectors were changed
from TH to SMT type.




P24 MJMPR254 X22 XST1x3S
set jumper 1-2 for SDIO
set jumper 2-3 for GPIO (default)

<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany



| Title | | | |
|------------|-------------------------|----------|----------|
| SATA, SDIO | | | |
| Size | Document Number | Created | Rev |
| B | CET6SC0 | SRO, KLI | C.0 |
| Date: | Thursday, July 03, 2014 | Sheet | 11 of 25 |





<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany




| | | | |
|--------|----------------------------|-----------------------------|---------|
| Title | | Digital Display Interface 1 | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 12 | of 25 |

Digital Display Interface 2 to HDMI / DISPLAY PORT



NOTE: CAD
DisplayPort is selected: CAD_SRC = CAD_SNK
(active high as default)
HDMI/DVI is selected: CAD_SRC is driven high

```
when the HDMI/DVI sink is selected:
  jumper 1-2: output is DVI 1.0 compliant
  jumper 2-3: output is HDMI 1.4b compliant (default)
```



the DisplayPort sink has priority

TMDS slew rate control - transition rise and fall time at 20% and 80% (default is 85ps ... 160ps)


<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany



| | | | |
|-----------------------------|----------------------------|----------------|------------|
| Title | | | |
| Digital Display Interface 2 | | | |
| Size B | Document Number CET6SC0 | Created KLJ | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 13 | of 25 |

Digital Display Interface 3 to HDMI / DISPLAY PORT



<Core Design>


Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany





| | |
|-------|-----------------------------|
| Title | Digital Display Interface 3 |
|-------|-----------------------------|

| | | | | |
|-----------|-------------------------|----------|----------------|------------|
| Size B | Document Number | | Created KLI | Rev C.0 |
| | CET6SC0 | | | |
| Date: | Thursday, July 03, 2014 | Sheet 14 | of 25 | |



set jumper 1-2 for 5 V LCD supply voltage (default)
set jumper 2-3 for 3.3 V LCD supply voltage




set jumper 1-2 for 12 V backlight voltage (default)
set jumper 2-3 for 5 V backlight voltage



set jumper 1-2 for non-inverted BKLT_EN signal (default)
set jumper 2-3 for inverted BKLT_EN signal




LCD / BKLT POWER



<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggenhof
Germany



congatec

the rhythm of embedded computing

Title

LVDS

Size B

Document Number

CET6SC0

Created

SRO, KLI

Rev

C.0

Date:

Thursday, July 03, 2014


Sheet

15


of

25


HD-Audio Codec




debug and HDA adapter




Front Header




S/PDIF




out




Audio Power



Rear Panel 7.1



in



◀Core Design▶

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany



| | |
|--|--------------|
| | Title |
|--|--------------|

Size
C

2

Date: _____

| | |
|--------------|---------|
| Document No. | CET6SC0 |
|--------------|---------|

CET6300

Thursday.

Number

July 03, 201

1

[illegible]

Sheet



| | |
|--|--|
| | |
| | |

17













Created
SRO, KL

| | |
|---------|--|
| SRU, KL | |
|---------|--|

of 2



set jumper 1-2 for 12V fan (default)
set jumper 2-3 for 5V fan



W83627DHG QFP 128

HARDWARE MONITOR I/F

GP I/O

ACPI

PARALLEL PORT










FDC I/F

KBC

ACPI

- enable KBC SER0_TXD_PU R258 R5%1k0S03 VCC3V3
- disable SPI interface SER0_DTR R260 R5%1k0S03
- disable SIO ACPI SIO_EN ACPI R261 R5%1k0S03
- SIO address 0x4E SER0_RTS R259 R5%1k0S03 VCC3V3

set jumper 1-2 Super I/O clock 48MHz
set jumper 2-3 Super I/O clock 24MHz (default)






Keyboard

Mouse




SRO, A.O:
mirrored connector
to get correct pinout

<Core Design>

| | | | |
|---|----------------------------|--|------------|
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | |  congatec the rhythm of embedded computing | |
| Title Super IO | | | |
| Size A3 | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 18 | of 25 |



Attention: U39, U40 shows UADM211E
UADM213E has high-active EN (pin 24)
and low-active SHDN# (pin 25)



| | | | | | | | | | | | | |
|----|---|----|---|----|---|----|---|----|---|----|----|----|
| P1 | 1 | 14 | 2 | 15 | 3 | 16 | 4 | 17 | 5 | 18 | 6 | 19 |
| P2 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

| | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| P1 | 7 | 20 | 8 | 21 | 9 | 22 | 10 | 23 | 11 | 24 | 12 | 25 | 13 |
| P2 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 |

for use with I/O cables (e.g. AK 664 from reichelt)


<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany




| | | | |
|--------------------------------|----------------------------|---------------------|------------|
| Title RS-232, parallel port | | | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 19 | of 25 |


I²C EEPROM



TPM header





Digital IO over I2C




SPI BIOS Flash

KLI B.0:
SPI socket was changed
for a different type



| BIOS_DIS1# | BIOS_DIS0# | BIOS ENTRY / SPI_CS# |
|------------|------------|---|
| OFF | OFF | on-module firmware (default) |
| OFF | ON | carrier FWH (not supported) |
| ON | OFF | carrier firmware from SPI |
| ON | ON | on-module firmware, carrier SPI contains management data |

Battery Support



<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany




| Title | | | |
|---------------------------|-------------------------|----------|----------|
| SPI, I2C, Battery Support | | | |
| Size | Document Number | Created | Rev |
| B | CET6SC0 | SRO, KLI | C.0 |
| Date: | Thursday, July 03, 2014 | Sheet | 20 of 25 |

RTC / CMOS Battery


```

KLI C.0:
Jumper X80 was added


```



PC BEEPER




FAN Control



SRO, A.0:
changed to 5V to be compatible to previous platforms

FEATURE




```


KLI B.0:
X77 was added

```

PWR LED




RESET



3,7,18,23 CB_RESET# 1
3,8,9,10 PCIE_WAKE# 2

XST1x2STR

LID



SLEEP

<Core Design>


Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany




| | |
|-------|---|
| Title | CMOS Battery, Speaker, FAN, Feature Connector |
|-------|---|

| | | | | |
|-----------|-------------------------|----------|---------------------|------------|
| Size B | Document Number | | Created SRO, KLI | Rev C.0 |
| | CET6SC0 | | | |
| Date: | Thursday, July 03, 2014 | Sheet 21 | of 25 | |

Type detection




set jumper 1-2 for ATX mode (default)
set jumper 3-4 for AT mode




set jumper 1-2 for pull-up on PWR_OK; only for debug
set jumper 3-4 for PWR_OK from ATX supply (default)
set jumper 5-6 for PWR_OK from DC/DC (only in single 12 V mode)

KLI B.0:
C295, C296 were changed for C329, C330, C351

ATX Power




VCC5V_SBY_ALW ORing



KLI B.0:
R300, R305 were change
(simplification of BOM)


load resistors
causing additional 200 mA
load current at 5V_ATX
helping ATX PSU to turn on

Power Button




SRO, A.0: overvoltage protection:
disables +12V at X72 at about 13.6V

Disk Drive Power



X72 usage note:
Power output for peripherals
(e. g. HDD) when supplying
the system with 12 V only






<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany




| Title | | | |
|------------------------------|-------------------------|----------|----------|
| ATX Power, 5V Standby Always | | | |
| Size | Document Number | Created | Rev |
| B | CET6SC0 | SRO, KLI | C.0 |
| Date: | Thursday, July 03, 2014 | Sheet | 22 of 25 |


Postcode Display




1.5 V



3.3 V Standby



| | | | |
|---|-----------------------------------|--|-------------------|
| <Core Design> | | | |
| Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany | |  <div> congatec the rhythm of embedded computing </div> | |
| Title 1.5 V, 3.3 V Standby, Postcode | | | |
| Size B | Document Number CET6SC0 | Created SRO, KLI | Rev C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 23 | of 25 |

nectors - BANANA JACK

VCC12V

M22

MPWRJBLK

VCC12V

C400

C1000pS06V2000X

KLI B.0:

C400 was added

VCC12V

L12

LOU68H15A5_IHLP2525

VCC12V_FLTR

C339

C10uS05V16X

VCC12V_FLTR

VCC3V3

R339

R1%100kS03

PWRGD_5V_3V3

D53

DMBR130LSFT1

5V_BST_RC

C

A

SVR1_INTVCC

A

C

3V3_BST_RC

VCC12V_FLTR

R411

R1%4R7S03

SVR1_VIN

C272

C1u0S03V16X

VCC5V

C343

C10uS05V16X

D52

DMBR130LSFT1

C409

C100nS03V50X

C334

C10uS05V16X

C335

C10uS05V16X

C393

CLE180uNCJ16E26

U62

VIN

PGOOD

EXTVCC

INTVCC

TG1

BOOST1

SW1

BG1

MODE/PLLIN

ILIM

SENSE1+

RUN1

SENSE1-

VFB1

ITH1

TKSS1

SGND

TKSS2

ULTC3850

3V3_TK

C321

C10nS03V50X

VCC5V

R430

R1%63k4S03

R431

R1%20kS03

3.3V tracking 5V

5V_TG

5V_BST

5V_SW

5V_BG

SVR1_MODE

SVR1_ILIM

5V_SNS+

SVR1_EN

5V_SNS-

5V_VFB_R

5V_VFB

5V_ITH

5V_ITH_RC

5V_SS

3V3_ITH

3V3_ITH_RC

SVR1_FREQ

SVR1_INTVCC

SVR1_MODE

SVR1_ILIM

SVR1_EN

SVR1_EN_S31

T39

T2N7002A

R70

R1%100kS03

T40

T2N7002A

VCC12V_FLTR

R355

R5%47kS03

R354

R5%0R0S03

VCC12V_FLTR

R338

C331

C10uS05V16X

C332

C10uS05V16X

C411

C100nS03V50X

CNCJ16E26

L8

L2U2H12A0_IHLP4040

M30

M31

M32

M33

M34

M35

M36

M37

M38

M39

M40

M41

M42

M43

M44

M45

M46

M47

M48

M49

M50

M51

M52

M53

M54

M55

M56

M57

M58

M59

M60

M61

M62

M63

M64

M65

M66

M67

M68

M69

M70

M71

M72

M73

M74

M75

M76

M77

M78

M79

M80

M81

M82

M83

M84

M85

M86

M87

M88

M89

M90

M91

M92

M93

M94

M95

M96

M97

M98

M99

M100

M101

M102

M103

M104

M105

M106

M107

M108

M109

M110

M111

M112

M113

M114

M115

M116

M117

M118

M119

M120

M121

M122

M123

M124

M125

M126

M127

M128

M129

M130

M131

M132

M133

M134

M135

M136

M137

M138

M139

M140

M141

M142

M143

M144

M145

M146

M147

M148

M149

M150

M151

M152

M153

M154

M155

M156

M157

M158

M159

M160

M161

M162

M163

M164

M165

M166

M167

M168

M169

M170

M171

M172

M173

M174

M175

M176

M177

M178

M179

M180

M181

M182

M183

M184

M185

M186

M187

M188

M189

M190

M191

M192

M193

M194

M195

M196

M197

M198

M199

M200

M201

M202

M203

M204

M205

M206

M207

M208

M209

M210

M211

M212

M213

M214

M215

M216

M217

M218

M219

M220

M221

M222

M223

M224

M225

M226

M227

M228

M229

M230

M231

M232

M233

M234

M235

M236

M237

M238

M239

M240

M241

M242

M243

M244

M245

M246

M247

M248

M249

M250

M251

M252

M253

M254

M255

M256

M257

M258

M259

M260

M261

M262

M263

M264

M265

M266

M267

M268

M269

M270

M271

M272

M273

M274

M275

M276

M277

M278

M279

M280

M281

M282

M283

M284

M285

M286

M287

M288

M289

M290

M291

M292

M293

M294

M295

M296

M297

M298

M299

M300

M301

M302

M303

M304

M305

M306

M307

M308

M309

M310

M311

M312

M313

M314

M315

M316

M317

M318

M319

M320

M321

M322

M323

M324

M325

M326

M327

M328

M329

M330



M331

M332

M333

M334

M335

[illegible]

connectors - BANANA JACK

VCC12V
M22
MPWRJBLK
M23
MPWRJRED

VCC12V
C400
C1000pS06V2000X

KLI B.0:
C400 was added

VCC3V3
R339
R1%100kS03
PWRGD_5V_3V3

5V BST RC
D53
DMBR130LSFT1
SVR1 INTVCC
A
C
3V3 BST RC
A
C

VCC12V_FLTR
R411
R1%4R7S03
SVR1 VIN
C272
C1u0S03V16X

VCC5V
C343
C10uS05V16X

VCC12V
L12
LOU68H15A5_IHLP2525
VCC12V_FLTR
C339
C10uS05V16X

VCC12V_FLTR
C409
C100nS03V50X
C334
C10uS05V16X
C335
C10uS05V16X
C393
CLE180uNCJ16E26

5V/10A
C331
C10uS05V16X
C332
C10uS05V16X
C411
C100nS03V50X
L8
L2U2H12A0_IHLP4040
M30
M31
M32
MDSP_01
MDSP_01
MDSP_01
C338
CLE330UD6E10
CLE330UD6E10
D49
DMBR130LSFT1
R326
R1%3k0S03
R150
R1%2k0S03
C324
C100nS03V50X
T25
TCSD16404Q5A
T27
TCSD16404Q5A
C410
C100nS03V50X
R413
R1%4R7S03
5V TG
22
TG1
VIN
PGOOD
EXTVCC
INTVCC
BOOOST1
SW1
BG1
MODE/PLLIN
ILIM
SENSE1+
SVR1 EN
5V SNS-
28
SENSE1-
VFB1
ITH1
TKSS1
SGND
TKSS2
ULTC3850
3V3 TK
C327
C22pS03C
C415
C47pS03C
R419
R1%39k2S03
R420
R1%20kS03
R421
R1%63k4S03
C322
C22pS03C
R432
R1%2k0S03
C325
C100nS03V50X
D48
DMBR130LSFT1
R433
R1%3k0S03
T26
TCSD16404Q5A
L9
L2U2H12A0_IHLP4040
3.3V/11A
VCC3V3
C340
CLE330UD6E10
C341
CLE330UD6E10
C342
C10uS05V16X

5V VFB R
R415
R1%105kS03
C323
C22pS03C
R416
R5%0R0S03
SVR1 ILIM
SVR1 INTVCC
R403
R5%0R0S03
R417
R5%0R0S03
R414
R1%20kS03
5V ITH
R418
R1%47kS03
5V ITH RC
C413
C100pS03C
5V SS
C321
C10nS03V50X
R430
R1%63k4S03
R431
R1%20kS03
VCC5V
3.3V tracking 5V

Vsense = 50mV typ.
Pulse-skipping mode

FREQ = 400kHz

SVR1 EN
R354
R5%0R0S03
VCC12V_FLTR
R355
R5%47kS03
SVR1 EN S3.1
T40
T2N7002A
T39
T2N7002A
R70
R1%100kS03

<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany

congatec
the rhythm of embedded computing

Title
3.3 V, 5 V

Size
A3

Document Number
CET6SC0


Created
KLI

Rev
C.0

Date
Thursday, July 03, 2014

Sheet
24

of
25



connectors - BANANA JACK

VCC12V
M22
MPWRJBLK
M23
MPWRJRED

VCC12V
C400
C1000pS06V2000X

KLI B.0:
C400 was added

VCC3V3
R339
R1%100kS03
PWRGD_5V_3V3

5V BST RC
D53
DMBR130LSFT1
SVR1 INTVCC
A
C
3V3 BST RC
A
C

VCC12V_FLTR
R411
R1%4R7S03
SVR1 VIN
C272
C1u0S03V16X

VCC5V
C343
C10uS05V16X

VCC12V
L12
LOU68H15A5_IHLP2525
VCC12V_FLTR
C339
C10uS05V16X

VCC12V_FLTR
C409
C100nS03V50X
C334
C10uS05V16X
C335
C10uS05V16X
C393
CLE180uNCJ16E26

5V/10A
C331
C10uS05V16X
C332
C10uS05V16X
C411
C100nS03V50X
L8
L2U2H12A0_IHLP4040
M30
MDSP_01
M31
MDSP_01
M32
MDSP_01
D49
DMBR130LSFT1
R326
R1%3k0S03
R150
R1%2k0S03
C324
C100nS03V50X
5V R SNS+
5V VFB R
R415
R1%105kS03
C323
C22pS03C
R416
R5%0R0S03
SVR1 INTVCC
R403
R5%0R0S03
R417
R5%0R0S03
5V VFB
3
5V ITH
R414
R1%20kS03
C328
C22pS03C
R418
R1%47kS03
C413
C100pS03C
5V SS
C321
C10nS03V50X
3.3V tracking 5V
R430
R1%63k4S03
R431
R1%20kS03
VCC5V

U62
VIN
PGOOD
EXTVCC
INTVCC
TG1
BOOST1
SW1
BG1
MODE/PLLIN
ILIM
SENSE1+
RUN1
SENSE1-
VFB1
ITH1
TKSS1
SGND
TKSS2
ULTC3850
3V3 TK
C415
C47pS03C
C327
C22pS03C
R419
R1%39k2S03
C420
R1%20kS03
R421
R1%63k4S03
C322
C22pS03C
R422
R1%20kS03
R423
R1%4k7S03
C326
C1n0S03V50X
SVR1 FREQ
SVR1 INTVCC
R432
R1%2k0S03
C325
C100nS03V50X
R433
R1%3k0S03
D48
DMBR130LSFT1
T28
TCSD16404Q5A
BG2
SW2
BOOST2
TG2
3V3 TG
3V3 BST
3V3 SW
3V3 BG
3V3 R SNS+
3V3 VFB
3V3 ITH
3V3 VFB R
3V3 ITH RC
3V3 INTVCC
FREQ = 400kHz

T25
TCSD16404Q5A
T27
TCSD16404Q5A
T26
TCSD16404Q5A
M24
MDSP_01
M25
MDSP_01
M29
MDSP_01
C340
CLE330UD6E10
C341
CLE330UD6E10
C342
C10uS05V16X

Vsense = 50mV typ.
Pulse-skipping mode

<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany

congatec
the rhythm of embedded computing

Title
3.3 V, 5 V

Size
A3

Document Number
CET6SC0

Created
KLI

Rev
C.0

Date:
Thursday, July 03, 2014

Sheet
24

of
25

connectors - BANANA JACK

VCC12V
M22
MPWRJBLK
M23
MPWRJRED

VCC12V
C400
C1000pS06V2000X

KLI B.0:
C400 was added

VCC3V3
R339
R1%100kS03
PWRGD_5V_3V3

5V BST RC
D53
DMBR130LSFT1
SVR1 INTVCC
A
C
3V3 BST RC
A
C

VCC12V_FLTR
R411
R1%4R7S03
SVR1 VIN
C272
C1u0S03V16X

VCC5V
C343
C10uS05V16X

VCC12V
L12
LOU68H15A5_IHLP2525
VCC12V_FLTR
C339
C10uS05V16X

VCC12V_FLTR
C409
C100nS03V50X
C334
C10uS05V16X
C335
C10uS05V16X
C393
CLE180uNCJ16E26

5V/10A
C331
C10uS05V16X
C332
C10uS05V16X
C411
C100nS03V50X
L8
L2U2H12A0_IHLP4040
M30
M31
M32
MDSP_01
MDSP_01
MDSP_01
C338
CLE330UD6E10
CLE330UD6E10
D49
DMBR130LSFT1
R326
R1%3k0S03
R150
R1%2k0S03
C324
C100nS03V50X
T25
TCSD16404Q5A
T27
TCSD16404Q5A
C410
C100nS03V50X
R413
R1%4R7S03
5V TG
22
TG1
VIN
PGOOD
EXTVCC
INTVCC
BOOOST1
SW1
BG1
MODE/PLLIN
ILIM
SENSE1+
SVR1 EN
5V SNS-
28
SENSE1-
VFB1
ITH1
TKSS1
SGND
TKSS2
ULTC3850
3V3 TK
C327
C22pS03C
C415
C47pS03C
R419
R1%39k2S03
R420
R1%20kS03
R421
R1%63k4S03
C322
C22pS03C
R432
R1%2k0S03
C325
C100nS03V50X
D48
DMBR130LSFT1
R433
R1%3k0S03
3V3 R SNS+
M24
M25
M29
MDSP_01
MDSP_01
MDSP_01
C340
CLE330UD6E10
CLE330UD6E10
C341
C10uS05V16X
C342
C10uS05V16X
3.3V/11A
VCC3V3
FREQ = 400kHz
R422
R1%20kS03
SVR1 FREQ
R423
R1%4k7S03
SVR1 INTVCC
C326
C1n0S03V50X
R403
R5%0R0S03
R417
R5%0R0S03
R416
R5%0R0S03
SVR1 ILIM
SVR1 INTVCC
R415
R1%105kS03
C323
C22pS03C
5V VFB R
5V VFB
3
5V ITH
2
ITH1
5V ITH RC
C413
C100pS03C
C328
C22pS03C
5V SS
C321
C10nS03V50X
R430
R1%63k4S03
R431
R1%20kS03
VCC5V
3.3V tracking 5V
R354
R5%0R0S03
SVR1 EN
VCC12V_FLTR
R355
R5%47kS03
SVR1 EN S3.1
T40
T2N7002A
T39
T2N7002A
R70
R1%100kS03

Vsense = 50mV typ.
Pulse-skipping mode

<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany

congatec
the rhythm of embedded computing

Title
3.3 V, 5 V

Size
A3

Document Number
CET6SC0


Created
KLI

Rev
C.0

Date:
Thursday, July 03, 2014

Sheet
24

of
25

[illegible][illegible][illegible]

HISTORY

| | | |
|------------|-----|--|
| 10.01.2011 | SRO | design created |
| 19.08.2011 | SRO | <p>page 3: set SUS_S3# buffer to be populated</p> <p>page 4: swapped connection of DDI2_AUX, DDI3_AUX</p> <p>page 6: changed SHLDGND - GND connection</p> <p>page 7: exchanged UPI6C21200 by UICS9DB1233 (PCIe Gen. 3 compatible Clock Buffer)</p> <p>page 9: connected X12.B17, B31, B81 to B48, to enable PCIe RefClk also with x1, x4 and x16 cards</p> <p>page 11: exchanged SATA connectors</p> <p>page 13, 14: swapped connection of TMDS_B_CLK and TMDS_C_CLK at U29, U30, added circuitry to connect DDC-PU only in TMDS mode</p> <p>page 18: changed oscillator at Super I/O from 48 MHz to 24 MHz mirrored X42, X44 to be compatible to conga-adapPS2</p> <p>page 19: connected U39.24, U39.25, U40.24, U40.25 to VCC5V to enable RS232 Levelshifter swapped DTR and TXD signals at X47, X62 to maintain compatibility to conga-CEVAL</p> <p>page 20: added PU at SPI_CS# to ensure stable level at SPI flash</p> <p>page 21: changed connection of X53.1 and X53.3 from 3.3V to 5V</p> <p>page 22: changed VCC5V_SBY_ALW Oring circuit added overvoltage protection circuit to Disk Drive Power Connector</p> <p>General: changed connection of I/O connector's shield from SHLDGND to GND</p> <p>General: changed CLE150UC6E25 to CLE150UD6E15</p> |
| 7.8.2013 | KLI | <p>page 3: C389, C402, C403 were added. C385, C386 were changed from 0805 to 0603 (0805 too high to place under module).</p> <p>page 4: R398, R399, X75, X76 were added (power consumption measurement). C404 was added. C387, C388 were changed from 0805 to 0603.</p> <p>page 5: TPS2062 were changed for TPS2062C (previous chip has a bug).</p> <p>page 6: C24, C27 were changed from 100u (tantalum) to 150u (polymer). U16 was changed to a new type for better signal quality</p> <p>page 8, 9: C53, C59, C74, C76, C88, C100 were changed for 47u MLCC (recommended operating voltage for tantalum capacitors is 8V and they are sensitive for high ripple current, not recommended for 12V).</p> <p>page 11: VCC for U27 and U28 was changed from VCC3V3 to VCC3V3_SBY. SATA connectors were changed from TH to SMT type (X68-X71) for better signal integrity.</p> <p>page 12: AC coupling capacitors C370-C377 were changed from 0603 to 0402. C146, C151 were changed (new DC blocking capacitors for 12V). C153 was deleted.</p> <p>page 13, 14: SN75DP122 was changed for SN75DP126 (new type, higher bandwidth).</p> <p>page 15: New connection for X35.6, pin is connected to LVDS_BKLT_EN_JP</p> <p>page 18: AUX FAN circuit was changed (new option for driving 3pin FAN by COME module)</p> <p>page 19: FB75, FB80 were changed for 100R/1.7A</p> <p>page 20: SPI socket (U43) was changed for a different type. LPC header was added for different types of LPC devices.</p> <p>page 21: FAN2_SENSE signal was connected to D2. C401 and D28 were added. X77 was added for connection to a probe.</p> <p>page 22: C295, C296 (100u tantalum, 10u MLCC) were changed for C329, 330 and C351 (3x 22u MLCC)</p> <p>page 23: RN8, RN9 were changed for R368-R375 (from 150R to 75R)</p> <p>page 24: C400 was added (high voltage MLCC)</p> |
| 27.6.2014 | KLI | <p>page 6: C405 was added.</p> <p>page 7: R79 was changed to installed, R113 was changed to NP (PLL bandwidth of PCIe clock buffer is set to Low, better signal integrity). X79, R434-R437 were added for measuring PCIe CLK signal from COME module.</p> <p>page 17: Connection of R210 was changed, R210 is connected to U36 pin 2 (signal HDA_RST#_CDC).</p> <p>page 18: Clock oscillator for Super I/O was changed. New oscillator can provide 24MHz or 48MHz (selectable by jumper).</p> <p>page 20: LPC header was changed for TPM header, requested to have the connector for TPM module from Fujitsu.</p> <p>page 21: Jumper X80 was added to have an option to disconnect RTC battery.</p> <p>page 23: SER0_TX/RX and SER1_TX/RX were disconnected from U50 (not used by U50)</p> <p>page 24: SVR was changed, previous controller has output discharge (unwanted when using ATX PSU). ISL62392 was replaced by LTC3850.</p> |

<Core Design>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany



| Title | | | |
|---------|-------------------------|----------|-------|
| History | | | |
| Size | Document Number | Created | Rev |
| A3 | CET6SC0 | SRO, KLI | C.0 |
| Date: | Thursday, July 03, 2014 | Sheet 25 | of 25 |