

Figure 1: JFET Types (a) N-channel FET (b) P-channel FET

 $Form: \texttt{jfetn:} \langle \texttt{instance name} \rangle \ n_1 \ n_2 \ n_3 \ \langle \texttt{parameter list} \rangle$

 n_1 is the drain node,

 n_2 is the gate node,

 n_3 is the source node,

Parameters:

Parameter	Type	Default value	Required?
af: Flicker noise exponent	DOUBLE	1	no
area: Device area (m ²)	DOUBLE	1	no
beta: Transconductance parameter (A/V^2)	DOUBLE	0.0001	no
cgs: Zero bias gate source junction capacitance (F)	DOUBLE	0	no
cgd: Zero bias gate drain junction capacitance (F)	DOUBLE	0	no
eg: Barrier height at 0 K (eV)	DOUBLE	0.8	no
fc: Coefficient for forward bias depletion capacitance	DOUBLE	0.5	no
is: Gate junction saturation current (A)	DOUBLE	1×10^{-14}	no
kf: Flicker noise coefficient	DOUBLE	0	no
pb: Gate junction potential (1/V)	DOUBLE	0	no
rd: Drain ohmic resistance (ω)	DOUBLE	0	no
rs: Source ohmic resistance (ω)	DOUBLE	0	no
vt0: Threshold voltage (V)	DOUBLE	-2	no
m: Gate p-n grading coefficient	DOUBLE	0.5	no
vt0tc: Temperature coefficient for vt0 (V/K)	DOUBLE	0.0	no
tnom: Nominal temperature (K)	DOUBLE	300	no
b: Doping tail parameter	DOUBLE	1	no
t: Device temperature (K)	DOUBLE	300	no
lambda: Channel length modulation parameter (1/V)	DOUBLE	0	no

Example:

jfetn:j1 3 4 2 beta=0.0001

Description:

 $f\mathsf{REEDA}^\mathsf{TM}$ has the N-type JFET model based on the NJF model in SPICE.

DC Calculations:

Constants used are:

$$q = 1.6021918 \times 10^{-19} (As) \tag{1}$$

$$k = 1.3806226 \times 10^{-23} (J/K) \tag{2}$$

All parameters used are indicated in this font.

The current/voltage characteristics are evaluated after first determining the mode (normal: $V_{DS} \ge 0$ or inverted: $V_{DS} < 0$) and the region (cutoff, linear or saturation) of the current (V_{DS}, V_{GS}) operating point.

Normal Mode: $(V_{DS} \ge 0)$

Regions of operation:

$$V_{GS} - V_{T0} \le 0$$
 Cutoff Region $0 \le V_{DS} < V_{GS} - V_{T0}$ Linear Region $0 < V_{GS} - V_{T0} \le V_{DS}$ Saturation Region

Then

$$I_{D} = \begin{cases} 0 & \text{cutoff region} \\ \text{AREA} \times \text{BETA} \left(1 + \text{LAMBDA} \, V_{DS} \right) V_{DS} \left[2 \left(V_{GS} - \text{VTO} \right) - V_{DS} \right] & \text{linear region} \\ \text{AREA} \times \text{BETA} \left(1 + \text{LAMBDA} \, V_{DS} \right) \left(V_{GS} - \text{VTO} \right)^{2} & \text{saturation region} \end{cases}$$

$$(3)$$

Inverted Mode: $(V_{DS} < 0)$

Regions of operation:

$$V_{GD} - V_{T0} \le 0$$
 Cutoff Region $0 \le -V_{DS} < V_{GD} - V_{T0}$ Linear Region $0 < V_{GD} - V_{T0} \le -V_{DS}$ Saturation Region

$$I_{D} = \begin{cases} 0 & \text{cutoff region} \\ \text{AREA} \times \text{BETA} \left(1 - \text{LAMBDA} V_{DS} \right) V_{DS} \left[2 \left(V_{GD} - \text{VTO} \right) + V_{DS} \right] & \text{linear region} \\ \text{AREA} \times \left(-\text{BETA} \right) \left(1 - \text{LAMBDA} V_{DS} \right) \left(V_{GD} - \text{VTO} \right)^{2} & \text{saturation region} \end{cases}$$

$$(4)$$

Leakage Currents

Current flows across the normally reverse biased source-bulk and drain-bulk junctions. The gate-source leakage current

$$I_{GS} = \text{AREA} \times I_S \, e^{(V_{GS}/\text{VTO} - 1)} \tag{5}$$

and the gate-source leakage current

$$I_{GD} = \text{AREA} \times I_S \, e^{(V_{GD}/\text{VTO} - 1)} \tag{6}$$

Capacitances

The drain-source capacitance

$$C_{DS} = \texttt{AREA} \times \texttt{CDS}$$
 (7)

The gate-source capacitance

$$C_{GS} = \begin{cases} \text{AREA} \times \text{CGS} \left(1 - \frac{V_{GS}}{\text{PB}} \right)^{-\text{M}} & V_{GS} \leq \text{FC} \times \text{PB} \\ \text{AREA} \times \text{CGS} \left(1 - \text{FC} \right)^{-(1+\text{M})} \left[1 - \text{FC} (1+\text{M}) + \text{M} \frac{V_{GS}}{\text{PB}} \right]^{-\text{M}} & V_{GS} > \text{FC} \times \text{PB} \end{cases}$$
(8)

models charge storage at the gate-source depletion layer. The gate-drain capacitance

$$C_{GD} = \begin{cases} \text{AREA} \times \text{CGD} \left(1 - \frac{V_{GD}}{\text{PB}} \right)^{-\text{M}} & V_{GD} \leq \text{FC} \times \text{PB} \\ \text{AREA} \times \text{CGD} \left(1 - \text{FC} \right)^{-(1+\text{M})} \left[1 - \text{FC} (1+\text{M}) + \text{M} \frac{V_{GD}}{\text{PB}} \right]^{-\text{M}} & V_{GD} > \text{FC} \times \text{PB} \end{cases}$$
(9)

models charge storage at the gate-drain depletion layer.

Notes:

This is the J element in the SPICE compatible netlist.

Version: 2001.05.15

Credits: Name Affiliation Date Links Nikhil Kriplani NC State University May 2001 NC STATE UNIVERSITY nmkripla@unity.ncsu.eduwww.ncsu.edu Shubha Vijaychand NC STATE UNIVERSITY NC State University May 2001 svijayc@unity.ncsu.edu www.ncsu.edu