0.0.1 MOSFET




Figure 1: M — MOSFET element: (a) *n*-channel enhancement-mode MOSFET; (b) *p*-channel enhancement-mode MOSFET; (c) *n*-channel depletion-mode MOSFET; and (d) *p*-channel depletion-mode MOSFET.

Form:

 $\label{eq:many_problem} \textit{Mname NDrain NGate NS source NBulk ModelName} \quad [\texttt{L} = Length] \quad [\texttt{W} = Width]$

- + [AD = DrainDiffusionArea] [AS = SourceDiffusionArea]
- + [PD=DrainPerimeter] [PS=SourcePerimeter]
- + [NRD=RelativeDrainResistivity] [NRS=RelativeSourceResistivity]
- + [OFF] $[IC=V_{DS}, V_{GS}, V_{BS}]$

where

NDrain is the drain node.

NGate is the gate node.

NSource is the source node.

NBulk is the bulk or substrate node.

ModelName is the model name.

L is the channel lateral diffusion Length.

(Units: m; Optional; Symbol: L; The default is version dependent. SPICE2G6 and SPICE3 Default: the length DEFL most recently specified in a .OPTION statement which in-turn defaults to 100 μ m (100U); PSPICE Default: the length L – length specified in model ModelName which in turn defaults to the default length DEFL most recently specified in a .OPTION statement which in-turn defaults to 100 μ m (100U).)

W is the channel lateral diffusion Width.

(Units: m; Optional; Symbol: W; The default is version dependent. SPICE2G6 and SPICE3 Default: the width DEFW most recently specified in a .OPTION statement which in-turn defaults to 100 μ m (100U); PSPICE Default: the width W – width specified in model ModelName which

- in turn defaults to the default width DEFW most recently specified in a .OPTION statement which in-turn defaults to $100~\mu m~(100U)$.)
- AD is the area of the drain diffusion (DrainDiffusionArea). The default is DEFAD most recently specified in a .OPTIONS statement. (Units: m^2 ; Optional; Default: DEFAD; Symbol: A_D)
- AS is the area of the source diffusion (SourceDiffusionArea). The default is DEFAS most recently specified in a .OPTIONS statement. (Units: m^2 ; Optional; Default: DEFAS; Symbol: A_S)
- PD is the perimeter of the drain junction (DrainPerimeter). (Units: m; Optional; Default: 0; Symbol: P_D)
- PS is the perimeter of the source junction (SourcePerimeter). (Units: m; Optional; Default: 0; symbol: P_S)
- NRD is the relative resistivity in squares of the drain region (RelativeDrainResistivity). The sheet resistance RSH specified in the model ModelName is divided by this factor to obtain the parasitic drain resistance. (Units: squares; Optional; Default: 0; Symbol: N_{RD})
- NRS is the relative resistivity in squares of the source region (RelativeSourceResistivity). The sheet resistance RSH specified in the model ModelName is divided by this factor to obtain the parasitic source resistance. (Units: squares; Optional; Default: 0; Symbol: N_{RS})
- NRG is the relative resistivity in squares of the gate region (Relative Gate Resistivity). The sheet resistance RSH specified in the model Model Name is divided by this factor to obtain the parasitic gate resistance.

 (Units: squares; Optional; Default: 0; Symbol: N_{RG})
- NRB is the relative resistivity in squares of the bulk (substrate) region (RelativeBulkResistivity). The sheet resistance RSH specified in the model ModelName is divided by this factor to obtain the parasitic bulk resistance. (Units: squares; Optional; Default: 0; Symbol: N_{RB})
- OFF indicates an (optional) initial condition on the device for DC analysis. If specified the DC operating point is calculated with the terminal voltages set to zero. Once convergence is obtained, the program continues to iterate to obtain the exact value of the terminal voltages. The OFF option is used to enforce the solution to correspond to a desired state if the circuit has more than one stable state.
- IC is the optional initial condition specification. Using $IC=V_{DS}, V_{GS}, V_{BS}$ is intended for use with the UIC option on the .TRAN line, when a transient analysis is desired starting from other than the quiescent operating point. Specification of the transient initial conditions using the .IC statement is

preferred and is more convenient.

Example:

M1 24 2 0 20 TYPE1

M31 2 17 6 10 MODM L=5U W=2U

M1 2 9 3 0 MOD1 L=10U W=5U AD=100P AS=100P PD=40U PS=40U

Description:

The parameters of a MOSFET can be completely specified in the model *ModelName*. This facilitates the use of standard transistors by using absolute quantities in the model. Alternatively scalable process parameters can be specified in the model *ModelName* and these scaled by geometric parameters on the MOSFET element line. In SPICE2G6 and SPICE3 the width W can not be specified in the model statement. For these simulators absolute device parameters must be specified in the model statement if parameters are not input on the element line.

Model Type

NMOS

PMOS

Example

M1 5 5 1 1 PCH L=2.0U W=20U AD=136P AS=136P

.

- .MODEL PCH PMOS LEVEL=2 VTO=-0.76 GAMMA=0.6 CGSO=3.35E-10
- + CGDO=3.35E-10 CJ=4.75E-4 MJ=0.4 TOX=225E-10 NSUB=1.6E16
- + XJ=0.2E-6 LD=0 UO=139 UEXP=0 KF=5E-30 LAMBDA=0.02

NMOS Model	N-CHANNEL MOSFET MODEL
PMOS Model	P-CHANNEL MOSFET MODEL

Two groups of model parameters define the linear and nonlinear elements of the MOSFET models. One group defines absolute quantities and another group defines quantities that are multiplied by scaling parameters related to area and dimension which are specified on the element line. This enables the MOSFET element to be used in two ways. Using the absolute quantities the characteristics of a device can be defined independent of the parameters on the element line. Thus the model of a standard transistor, perhaps resident in a library, can be used without user-knowledge required. Using the scalable quantities the parameters of a fabrication process can be defined in the model statement and scaling parameters such as the lateral diffusion length (specified by L) and the lateral diffusion width (specified by W), and the drain and source diffusion areas (specified by AD and AS specified on the element line). An example is the specification of the drain-bulk saturation current $I_{D, {\rm SAT}}$. This parameter can be specified by the absolute parameter I_S specified by the IS model keyword. It can also be determined as $I_S = J_S \cdot A_D$ using the scalable parameter J_S specified by the JS model keyword and A_D specified by the AD element keyword.

SPICE provides four MOSFET device models. The first three models, known as LEVELS 1, 2 and 3 differ in the formulation of the I-V characteristic. The fourth model, known as the BSIM model, uses a completely different formulation utilizing extensive semiconductor parameters. The parameter LEVEL specifies the model to be used:

$LEVEL = 1 \rightarrow$ "Shichman-Hodges", MOS1

This model was the first SPICE MOSFET model and was developed in 1968 [?]. It is an elementary model and has a limited scaling capability. It is applicable to fairly large devices with gate lengths greater than 4 μ m. Its main attribute is that only a few parameters need be specified and so it is good for preliminary analyses.

$LEVEL = 2 \longrightarrow MOS2$

This is an analytical model which uses a combination of processing parameters and geometry. The major development over the LEVEL 1 model is improved treatment of the capacitances due to the channel charge. [?,?,?]. The model dates from 1980 and is applicable for chanel lengths of 2 μ m and higher [?].

The LEVEL 2 model has convergence problems and is slower and less accurate than the LEVEL 3 model.

$LEVEL = 3 \rightarrow MOS3$

This is a semi-empirical model developed in 1980 [?]. It is also used for gate lengths of 2 μ m and more. The parameters of this model are determined by experimental characterization and so it is more accurate than the LEVEL 1 and 2 models that use the more indirect process parameters.

$LEVEL = 4 \rightarrow BSIM \text{ or } BSIM1$

The BSIM model is an advanced empirical model which uses process information and a larger number of parameters (more than 60) to describe the operation of devices with gate lengths as short as 1 μ m. It was developed in 1985 [?].

Other MOSFET models or LEVELs are available in various versions of SPICE. These LEVELs are optimized for MOSFETs fabricated in a particular foundary or provide a proprietary edge for the advanced commercial SPICE programs. The reader interested in more advanced MOSFET models is referred to [?].

LEVEL 1, 2 and 3 MOSFET models.




Figure 2: Schematic of LEVEL 1, 2 and 3 MOSFET models. V_{GS} , V_{DS} , V_{GD} , V_{GB} , V_{DB} and V_{BS} are voltages between the internal gate, drain, bulk and source terminals designated G, D, B and C respectively.

The LEVEL 1, 2 and 3 models have much in common. These models evaluate the junction depletion capacitances and parasitic resistances of a transistor in the same way. They differ in the procedure used to evaluate the overlap capacitances $(C_{GD}, C_{GS} \text{ and } C_{GB})$ and that used to determine the current-voltage characteristics of the active region of a transistor. The overlap capacitances model charge storage as nonlinear thin-oxide capacitance distributed among the gate, source drain and bulk regions. These capacitances are important in describing the operation of MOSFETs. The LEVEL 1, 2 and 3 models are intimately intertwined as combinations of parameters can result in using equations from more than one model. The LEVEL parameter resolves conflicts when there is more than one way to calculate the transistor characteristics with the parameters specified by the user. Antognetti and Massobrio provide a comprehensive discussion of the development of the LEVEL 1, 2 and 3 models [?].

The parameters of the LEVEL 1, 2 and 3 models are given in table 1. Parameter extensions for PSPICE are given in table 4. It is assumed that the model parameters were determined or measured at the nominal temperature $T_{\rm NOM}$ (default $27^{\circ}C$) specified in the most recent .OPTIONS statement preceding the .MODEL statement. In PSPICE this is overwritten by the T_MEASURED parameter. Most of the parameters have default values. Those parameters that have INFERRED defaults are calculated from other parameters.

The MOSFET LEVEL 1,2 and 3 parameters fall into three categories: absolute device parameters, scalable and process parameters and geometric parameters. In most cases the absolute device parameters can be derived from the scalable and process parameters and the geometry parameters. However, if specified, the values of the device parameters are used.

Table 1: MOSFET model keywords for LEVELs 1, 2, 3.

Name	Description	Units	Default
AF	flicker noise exponent (A_F)	-	1
CBD	zero-bias B-D junction capacitance (C'_{BD})	F	0
CBS	zero-bias B-S junction capacitance (C_{BS}')	F	0
CGBO	gate-bulk overlap capacitance per meter of channel	F/m	0
	length		
	(PARASITIC) (C_{GBO})		
CGDO	gate-drain overlap capacitance per meter of channel	F/m	0
	width		
	(PARASITIC) (C_{GDO})		
CGSO	gate-source overlap capacitance per meter of channel	F/m	0
	width		
	(PARASITIC) (C_{GSO})		
CJ	zero-bias bulk junction bottom capcitance per square	F/m^2	0
	meter of junction area		
	(PARASITIC) (C_J)		
CJSW	zero-bias bulk junction sidewall capacitance per meter	F/m	0
	of junction perimeter		
	(PARASITIC) $(C_{J,SW})$		
DELTA	width effect on threshold voltage (LEVEL=2 and	-	0
	LEVEL=3) (δ)		
ETA	static feedback (LEVEL=3 only) (η)	-	INFERRED

The physical constants used in the model evaluation are

k	Boltzmann's constant	$1.380622610^{-23}\mathrm{J/K}$
q	electronic charge	$1.602191810^{-19}~{ m C}$
ϵ_0	free space permittivity	$8.85421487110^{-12}\ \mathrm{F/m}$
ϵ_{Si}	permittivity of silicon	$11.7\epsilon_0$
ϵ_{OX}	permittivity of silicon dioxide	$3.9\epsilon_0$
n_i	intrinsic concentration of silicon @ 300 K	$1.4510^{16}~{\rm m}^{-3}$

Standard Calculations

Absolute temperatures (in kelvins, K) are used. The thermal voltage

$$V_{\rm TH}(T_{\rm NOM}) = \frac{kT_{\rm NOM}}{q}.$$
 (1)

The silicon bandgap energy

$$E_G(T_{\text{NOM}}) = 1.16 - 0.000702 \frac{4T_{\text{NOM}}^2}{T_{\text{NOM}} + 1108}.$$
 (2)

The difference of the gate and bulk contact potentials

$$\phi_{\rm MS} = \phi_{\rm GATE} - \phi_{\rm BULK}.\tag{3}$$

The gate contact potential

$$\phi_{\text{GATE}} = \begin{cases} 3.2 & T_{\text{PG}} = 0\\ 3.25 & \text{NMOS \& } T_{\text{PG}} = 1\\ 3.25 + E_G & \text{NMOS \& } T_{\text{PG}} = -1\\ 3.25 + E_G & \text{PMOS \& } T_{\text{PG}} = 1\\ 3.25 & \text{PMOS \& } T_{\text{PG}} = -1 \end{cases}$$
 (4)

The potential drop across the oxide

$$\phi_{\rm OX} = -\frac{Q_0'}{C_{\rm OX}'}. (5)$$

The contact potential of the bulk material

$$\phi_{\text{BULK}} = \begin{cases} 3.25 + E_G & \text{if NMOS} \\ 3.25 & \text{if PMOS} \end{cases}$$
 (6)

The equivalent gate oxide interface charge per unit area

$$Q_0' = qN_{\rm SS}. (7)$$

The capacitance per unit area of the oxide is

$$C'_{OX} = \frac{\epsilon_{OX}}{T_{OX}}. (8)$$

The effective length $L_{\rm EFF}$ of the channel is reduced by the amount X_{JL} (= LD) of the lateral diffusion at the source and drain regions:

$$L_{\text{EFF}} = L - 2X_{JL} \tag{9}$$

Similarly the effective length $W_{\rm EFF}$ of the channel is reduced by the amount W_D (= WD) of the lateral diffusion at the edges of the channel.

$$W_{\rm EFF} = W - 2W_D \tag{10}$$

 κ is limited: if the specified value of κ is less than or equal to zero the following parameters are set:

$$\kappa = 0.2 \tag{11}$$

$$\lambda = 0 \tag{12}$$

$$U_C = 0 (13)$$

$$U_C = 0$$
 (13)
 $U_{\text{EXP}} = 0$ (14)

$$U_{\text{TRA}} = 0 \tag{15}$$

Process Oriented Model

If omitted, device parameters are computed from process parameters using defaults if necessary provided that both $\mathtt{TOX} = T_{OX}$ and $\mathtt{NSUB} = N_B$ are specified. If either \mathtt{TOX} or \mathtt{NSUB} is not specified then the critical device parameters must be specified. Which parameters are critical depends on the model LEVEL.

If VTO is not specified in the model statement then it is evaluated as

$$VTO = V_{TO} = \begin{cases} V_{FB} + \gamma \sqrt{2\phi_B} + 2\phi_B & \text{if NMOS} \\ V_{FB} - \gamma \sqrt{2\phi_B} + 2\phi_B & \text{if PMOS} \end{cases}$$
 (16)

where

$$V_{\rm FB} = \phi_{\rm MS} - \phi_{\rm OX} \tag{17}$$

is the flat-band voltage. Otherwise if VTO is specified in the model statement

$$V_{\rm FB} = \begin{cases} V_{T0} - \gamma \sqrt{2\phi_B} + 2\phi_B & \text{if NMOS} \\ V_{T0} + \gamma \sqrt{2\phi_B} + 2\phi_B & \text{if PMOS} \end{cases}$$
 (18)

If GAMMA is not specified in the model statement then

$$\text{GAMMA} = \gamma = \frac{\sqrt{2\epsilon_{\text{Si}}qN_B}}{C'_{OX}} \tag{19}$$

If PHI is not specified in the model statement then

$$PHI = 2\phi_B = 2V_{TH} \ln \frac{N_B}{n_i} \tag{20}$$

and is limited to 0.1 if calculated. $N_B = \text{NSUB}$ as supplied in the model statement and n_i at 300 K are used. If KP is not specified in the model statement then

$$KP = K_P = \mu_0 C'_{OX} \tag{21}$$

If UCRIT is not specified in the model statement then

$$UCRIT = U_C = \frac{\epsilon_{Si}}{T_{OX}} \tag{22}$$

$$X_d = \sqrt{\frac{2\epsilon_{\rm Si}}{qN_B}} \tag{23}$$

is proportional to the depletion layer widths at the source and rdain regions.

Temperature Dependence

Temperature effects are incorporated as follows where T and T_{NOM} are absolute temperatures in Kelvins (K).

$$V_{\rm TH} = \frac{kT}{q} \tag{24}$$

$$I_S(T) = I_S e^{\left(E_g(T)\frac{T}{T_{\text{NOM}}} - E_G(T)\right)/V_{\text{TH}}}$$
(25)

$$J_S(T) = J_S e^{\left(E_g(T)\frac{T}{T_{\text{NOM}}} - E_G(T)\right)/V_{\text{TH}}}$$
(26)

$$J_{S,SW}(T) = J_{S,SW}e^{\left(E_g(T)\frac{T}{T_{NOM}} - E_G(T)\right)/V_{TH}}$$
(27)

$$\phi_J(T) = \phi_J \frac{T}{T_{\text{NOM}}} - 3V_{\text{TH}} \ln \frac{T}{T_{\text{NOM}}} + E_G(T_{\text{NOM}}) \frac{T}{T_{\text{NOM}}} - E_G(T)$$
 (28)

$$\phi_{J,\text{SW}}(T) = \phi_{J,\text{SW}} \frac{T}{T_{\text{NOM}}} - 3V_{\text{TH}} \ln \frac{T}{T_{\text{NOM}}} + E_G(T_{\text{NOM}}) \frac{T}{T_{\text{NOM}}} - E_G(T)$$
(29)
$$2\phi_B(T) = 2\phi_B \frac{T}{T_{\text{NOM}}} - 3V_{\text{TH}} \ln \frac{T}{T_{\text{NOM}}} + E_G(T_{\text{NOM}} - E_G(T))$$
(30)

$$2\phi_B(T) = 2\phi_B \frac{T}{T_{\text{NOM}}} - 3V_{\text{TH}} \ln \frac{T}{T_{\text{NOM}}} + E_G(T_{\text{NOM}} - E_G(T))$$
 (30)

$$C'_{BD}(T) = C'_{BD}\{1 + M_J[0.0004(T - T_{NOM}) + (1 - \phi_J(T)/\phi_J)]\}$$
 (31)

$$C'_{BS}(T) = C'_{BS}\{1 + M_J[0.0004(T - T_{NOM}) + (1 - \phi_J(T)/\phi_J)]\}$$
 (32)

$$C_J(T) = C_J\{1 + M_J[0.0004(T - T_{\text{NOM}}) + (1 - \phi_{J,\text{SW}}(T)/\phi_{J,\text{SW}})]\}$$
(33)

$$C_{J.SW}(T) = C_{J.SW}\{1 + M_{J.SW}[0.0004(T - T_{NOM}) + (1 - \phi_J(T)/\phi_J)]\}$$
 (34)

$$K_P(T) = K_P(T_{\text{NOM}}/T)^{3/2}$$
 (35)

$$\mu_0(T) = \mu_0(T_{\text{NOM}}/T)^{3/2} \tag{36}$$

$$\mu_0(T) = \mu_0 (T_{\text{NOM}}/T)^{3/2}$$

$$E_g(T) = 1.16 - 0.000702 \frac{T^2}{T + 1108}$$
(36)

(38)

Parasitic Resistances

The resistive parasitics R_S , R_G , R_D and R_B are treated in the same way for the LEVEL 1, 2 and 3 models. They may be specified as the absolute device parameters RS, RG, RD, and RB or calculated from the sheet resistivity $R_{\rm SH}$ (= RSH) and area parameters N_{RS} (= NRS), N_{RG} (= NRG), N_{RD} (= NRD) and N_{RB} (= NRB). As always the absolute device parameters take precedence if they are specified. Otherwise

$$R_S = N_{RS}R_{SH} \tag{39}$$

$$R_G = N_{RG}R_{SH} \tag{40}$$

$$R_D = N_{RD}R_{SH} \tag{41}$$

$$R_B = N_{RB}R_{SH} \tag{42}$$

Note that neither geometry parameters nor process parameters are required if the absolute device resistances are specified. The parasitic resistance parameter dependencies are summarized in figure 3. Leakage Currents

Current flows across the normally reverse biased source-bulk and drain-bulk junctions. The bulk-source leakage current

$$I_{BS} = I_{BSS} \left(e^{(V_{BS}/V_{TH})} - 1 \right) \tag{43}$$

where

$$I_{BSS} = \begin{cases} I_S & \text{if IS specified} \\ A_S J_S + P_S J_{S,SW} & \text{if IS not specified} \end{cases}$$
 (44)

The bulk-drain leakage current

$$I_{BD} = I_{BDS} \left(e^{(V_{BD}/V_{\text{TH}})} - 1 \right) \tag{45}$$

where

$$I_{BDS} = \begin{cases} I_S & \text{if IS specified} \\ A_D J_S + P_S J_{S,SW} & \text{if IS not specified} \end{cases}$$
 (46)

The parameter dependencies of the parameters describing the leakage current in the LEVEL 1, 2 and 3 MOSFET models are summarized in figure 4.

PROCESS	+	GEC	METRY	\rightarrow		DEVICE	
PARAMETERS		PARA	METERS		PARAMETERS		
RSH R_{SH}		NRS	N_{RS}		RD	$R_D = f(R_{\rm SH}, N_{RD})$	
011		NRD	N_{RD}		RS	$R_S = f(R_{\rm SH}, N_{RS})$	
		NRG	N_{RG}		RG	$R_B = f(R_{\rm SH}, N_{RG})$	
		NRB	N_{RB}		RB	$R_B = f(R_{\rm SH}, N_{RB})$	

Figure 3: MOSFET LEVEL 1, 2 and 3 parasitic resistance parameter relationships.

Depletion Capacitances

		1				
	PROCESS	+	GEOMETRY		\rightarrow	DEVICE
]	PARAMETERS		PARAMETERS			PARAMETERS
	IS J_S		AD	A_D		IS $I_S =$
_		J	AS	A_S		$f(J_S, J_{S,SW}, A_D, A_S, P_D, P_S)$
			PD	P_D		
			PS	P_S		

Figure 4: MOSFET leakage current parameter dependecies.

 C_{BS} and C_{BD} are the depletion capacitances at the bulk-source and bulk-drain depletion regions respectively. These depletion capacitances are calculated and used in the same way in all three (LEVEL = 1, 2 and 3) models. Although they may be specified as absolute device parameters they are strong functions of the voltages across the junction and are complex functions of geometry and of semiconductor doping. As such they are usually calculated from process parameters. They are the sum of component capacitances

$$C_{BS} = C_{BS,JA} + C_{BS,SW} + C_{BS,TT} \tag{47}$$

where the sidewall capacitance

$$C_{BS,SW} = P_S C_{J,SW} C_{BSS} \tag{48}$$

$$C_{BSS} = \begin{cases} \left(1 - \frac{V_{BS}}{\phi_{J,SW}}\right)^{-M_{J,SW}} & \text{for } V_{BS} \le F_C \phi_J \\ \left(1 - F_C\right)^{-(1 + M_{J,SW})} \left(1 - F_C(1 + M_{J,SW}) + \frac{M_{J,SW}V_{BS}}{\phi_{J,SW}}\right) & \text{for } V_{BS} > F_C \phi_J \end{cases}$$
(49)

the area capacitance

$$C_{BS,JA} = \begin{cases} C'_{BS}C_{BSJ} & \text{if CBS } (=C'_{BS}) \text{ is specified in the model} \\ A_SC_JC_{BSJ} & \text{otherwise} \end{cases}$$
 (51)

$$C_{BSJ} = \begin{cases} \left(1 - \frac{V_{BS}}{\phi_J}\right)^{-M_J} & \text{for } V_{BS} \le F_C \phi_J \\ (1 - F_C)^{-(1 + M_J)} \left(1 - F_C (1 + M_J) + \frac{M_J V_{BS}}{\phi_J}\right) & \text{for } V_{BS} > F_C \phi_J \end{cases}$$
(52)

and the transit time capacitance

$$C_{BS,TT} = \tau_T G_{BS} \tag{53}$$

where the bulk-source conductance $G_{BS} = \partial I_{BS}/\partial V_{BS}$ and I_{BS} is defined in (43).

$$C_{BD} = C_{BD,JA} + C_{BD,SW} \tag{54}$$

where the sidewall capacitance

$$C_{BD,SW} = P_D C_{J,SW} C_{BDS} (55)$$

$$C_{BD,SW} = P_D C_{J,SW} C_{BDS}$$

$$C_{BDS} = \begin{cases} \left(1 - \frac{V_{BD}}{\phi_{J,SW}}\right)^{-M_{J,SW}} & \text{for } V_{BD} \le F_C \phi_J \\ (1 - F_C)^{-(1 + M_{J,SW})} \left(1 - F_C (1 + M_{J,SW}) + \frac{M_{J,SW} V_{BD}}{\phi_{J,SW}}\right) & \text{for } V_{BD} > F_C \phi_J \end{cases}$$
(56)

the area capacitanc

$$C_{BD,JA} = \begin{cases} C'_{BD}C_{BDJ} & \text{if CBD } (=C'_{BD}) \text{ is specified in the model} \\ A_DC_JC_{BDJ} & \text{otherwise} \end{cases}$$
 (58)

the area capacitance
$$C_{BD,JA} = \begin{cases} C'_{BD}C_{BDJ} & \text{if CBD } (=C'_{BD}) \text{ is specified in the model} \\ A_DC_JC_{BDJ} & \text{otherwise} \end{cases}$$

$$C_{BDJ} = \begin{cases} \left(1 - \frac{V_{BD}}{\phi_J}\right)^{-M_J} & \text{for } V_{BS} \leq F_C\phi_J \\ \left(1 - F_C\right)^{-(1+M_J)} \left(1 - F_C(1+M_J) + \frac{M_JV_{BD}}{\phi_J}\right) & \text{for } V_{BD} > F_C\phi_J \end{cases}$$

$$(59)$$

and the transit time capacitance

$$C_{BS,TT} = \tau_T G_{BS} \tag{60}$$

where the bulk-source conductance $G_{RR} = \partial I_{RR} / \partial V_{RR}$ and I_{RR} is defined in (45)

In the LEVEL 1 MOSFET model the depletion capacitances are piecewise linear. They are calculated at the current operating point and then treated as linear. In the LEVEL 2 and 3 models they are treated as nonlinear. The depletion capacitance parameter dependencies are summarized in figure 5.

LEVEL 1 I/V Characteristics

For the LEVEL 1 model the device parameters (other than capacitances and resistances) are evaluated using T_{OX} (TOX), μ_0 (UO), $N_{\rm SS}$ (NSS and N_B (NSUB) if they are not specified in the .MODEL statement.

The LEVEL 1 current/voltage characteristics are evaluated after first determining the mode (normal: $V_{DS} \ge 0$ or inverted: $V_{DS} < 0$) and the region (cutoff, linear or saturation) of the current (V_{DS}, V_{GS}) operating point.

Normal Mode: $(V_{DS} \ge 0)$

The regions are as follows:

cutoff region: $V_{GS} < V_T$

linear region: $V_{GS} > V_T$ and $V_{DS} < V_{GS} - V_T$ saturation region: $V_{GS} > V_T$ and $V_{DS} > V_{GS} - V_T$

PRO	CESS	+	GEC	METRY	\rightarrow	DEVICE
PARAN	METERS		PARA	METERS		PARAMETERS
CJ	C_J		AD	A_D		CBD $C'_{BD} = f(C_J, A_D)$
CJSW	$C_{J,\mathrm{SW}}$		AS	A_S		CBS $C'_{BS} = f(C_J, A_S)$
MJ	M_J		PD	P_D		$\{C_{BS} = f(P_S, C'_{BS}, C_{J,SW}, \tau_T)$
MJSW	$M_{J,\mathrm{SW}}$		PS	P_S		$M_J, M_{J,SW}, \phi_J, \phi_{J,SW}, F_C)$
PB	ϕ_J					$\mid \{C_{BD} =$
PBSW	$\phi_{J,\mathrm{SW}}$					$f(P_D, C'_{BD}, C_{J, \text{SW}}, \tau_T)$
FC	F_C					$M_J, M_{J,SW}, \phi_J, \phi_{J,SW}, F_C)$

Figure 5: MOSFET LEVEL 1, 2 and 3 junction depletion capacitance parameter relationships.

where the threshold voltage

$$V_{T} = \begin{cases} V_{\text{FB}} + 2\phi_{B} + \gamma\sqrt{2\phi_{B} - V_{BS}} & V_{BS} \ge 2\phi_{B} \\ V_{\text{FB}} + 2\phi_{B} & V_{BS} < 2\phi_{B} \end{cases}$$
(61)

Then

$$I_{D} = \begin{cases} 0 & \text{cutoff region} \\ \frac{W_{\text{EFF}}}{L_{\text{EFF}}} \frac{K_{P}}{2} (1 + \lambda V_{DS}) V_{DS} \left[2(V_{GS} - V_{T}) - V_{DS} \right] & \text{linear region} \\ \frac{W_{\text{EFF}}}{L_{\text{EFF}}} \frac{K_{P}}{2} (1 + \lambda V_{DS}) \left[V_{GS} - V_{T} \right]^{2} & \text{saturation region} \end{cases}$$
(62)

Inverted Mode: $(V_{DS} < 0)$

In the inverted mode the MOSFET I/V characteristics are evaluated as in the normal mode (62) but with the drain and source subscripts interchanged. The relationships of the parameters describing the I/V characteristics for the LEVEL 1 model are summarized in figure 6.




Figure 6: LEVEL 1 I/V dependencies.

LEVEL 1 Overlap Capacitances

. In the LEVEL 1 model the gate overlap capacitances C_{GS} , C_{GD} and C_{GB} are constant and are calculated using the per unit width overlap capacitances C_{GSO} (CGSO), C_{GDO} (CGDO) and C_{GBO} (CGBO):

$$C_{GS} = C_{GSO}W (63)$$

$$C_{GD} = C_{GDO}W (64)$$

$$C_{GB} = C_{GBO}W (65)$$

The overlap capacitance parameter dependencies are summarized in figure 7.

LEVEL 2 I/V Characteristics

The LEVEL 2 I/V characteristics are based on empirical fits resulting in a more accurate description of the I/V response than obtained with the LEVEL 1 model. The LEVEL 2 current/voltage characteristics are evaluated after first determining the mode (normal: $V_{DS} \geq 0$ or inverted: $V_{DS} < 0$) and the region (cutoff, linear or saturation) of the current (V_{DS}, V_{GS}) operating point.

Normal Mode: $(V_{DS} \ge 0)$

The regions are as follows:




Figure 7: MOSFET LEVEL 1 overlap capacitance parameter relationships.

cutoff region: $V_{GS} < V_T$

weak inversion region: $V_T < V_{GS} \le V_{ON}$

linear region (strong inversion): $V_{GS} > V_{\rm ON}$ and $V_{DS} < V_{DS,SAT}$ saturation region (strong inversion): $V_{GS} > V_{\rm ON}$ and $V_{DS} > V_{DS,SAT}$

where

$$V_T = V'_{\rm FB} + \gamma_{\rm EFF} X_S \tag{66}$$

$$V_{\rm ON} = \begin{cases} V_T & N_{\rm FS} = 0\\ V_T + V_{\rm TH} x_n & N_{\rm FS} \neq 0 \end{cases}$$
 (67)

$$X_{S} = \begin{cases} \frac{\sqrt{2\phi_{B}}}{[1 + \frac{1}{2}V_{BS}/(2\phi_{B})]} & V_{BS} > 0\\ \sqrt{2\phi_{B} - V_{BS}} & V_{BS} \le 0 \end{cases}$$
(68)

where

$$x_n = 1 + F_N - \gamma_{\text{EFF}} X_1 - X_2 X_S + W_{\text{EFF}} L_{\text{EFF}} \frac{q N_{\text{FS}}}{C'_{OX}}$$
 (69)

$$\eta = 1 + F_N \tag{70}$$

the effect of channel width on threshold voltage is modeled by

$$V'_{\rm FB} = V_{\rm FB} + F_N (2\phi_B - V_{BS}) \tag{71}$$

and the flat band voltage, $V_{\rm FB}$, is calculated using (17) or (18).

$$V_{GST} = V_{GS} - V_{ON} \tag{72}$$

The factor describing the effect of channel width on threshold is

$$F_N = \frac{\epsilon_s \delta \pi}{4C'_{OX} W_{\text{EFF}}} \tag{73}$$

The effective bulk threshold parameter is affected by charge in the drain and source depletion regions. This is important for short channels. The factor describing short channel effects is

$$\gamma_{\text{EFF}} = \begin{cases} \gamma & \gamma \le 0 \text{ or } N_B \le 0\\ \gamma (1 - F_{DD} - F_{SD}) & \gamma > 0 \text{ and } N_B > 0 \end{cases}$$
 (74)

where the effect of depletion charge at the drain is described by

$$F_{DD} = \begin{cases} \frac{1}{2} \left(\sqrt{1 + 2X_D X_B} - 1 \right) & V_{DS} \le V_{DS,SAT} \\ \frac{1}{2} \left(\sqrt{1 + 2X_D X_{B,SAT}} - 1 \right) \frac{X_J}{L_{EFF}} & V_{DS} > V_{DS,SAT} \end{cases}$$
(75)

the effect of depletion charge at the source is described by

$$F_{SD} = \frac{1}{2} \left(\sqrt{1 + 2X_D X_S} - 1 \right) \frac{X_J}{L_{\text{EFF}}}$$
 (76)

and

$$X_{B} = \begin{cases} \frac{\sqrt{2\phi_{B}}}{[1 + \frac{1}{2}(V_{BS} - V_{DS})/(2\phi_{B})]} & V_{DS} < V_{BS} \\ \sqrt{2\phi_{B} + V_{DS} - V_{BS}} & V_{DS} \le V_{BS} \end{cases}$$
(77)

and for saturation

$$X_{B,SAT} = \begin{cases} \frac{\sqrt{2\phi_B}}{[1 + \frac{1}{2}(V_{BS} - V_{DS,SAT})/(2\phi_B)]} & V_{DS,SAT} < V_{BS} \\ \sqrt{2\phi_B + V_{DS,SAT} - V_{BS}} & V_{DS,SAT} \ge V_{BS} \end{cases}$$
(78)

 X_S is evaluated using (68) and X_D using (147).

$$X_{1} = \begin{cases} \frac{-X_{S}^{2}}{2(2\phi_{B})^{(3/2)}} & V_{BS} > 0\\ -\frac{1}{2X_{S}} & V_{BS} \leq 0 \end{cases}$$

$$(79)$$

and

linear region

$$I_D = K_P \frac{W_{\text{EFF}}}{L_{\text{EFF}}} F_G F_D \left[\left(V_{GS} - V_{\text{FB}}' - \frac{\eta}{2} V_{DS} \right) V_{DS} - \frac{3}{2} \frac{\gamma_{\text{EFF}}}{\eta} F_B \right]$$
(101)

weak inversion region

When V_{GS} is slightly above V_T , I_D increases slowly over a few thermal voltages $V_{\rm TH}$ in exponential manner becoming I_D calculated for strong inversion. This effect is handled empirically by defining two exponential which, as well as ensuring an exponential increase in I_D , also ensure that the transconductance G_M (= $\partial I_D/\partial V_{GS}$) is continuous at $V_{GS} = V_{\rm ON}$.

$$I_{D} = \begin{cases} I_{D,\text{ON}} \left[\frac{10}{11} e^{(V_{GS} - V_{\text{ON}})/(x_{n}V_{TH})} + \frac{1}{11} e^{\alpha(V_{GS} - V_{\text{ON}})} \right] & \alpha > 0 \\ I_{D,\text{ON}} e^{(V_{GS} - V_{\text{ON}})/(x_{n}V_{TH})} & \alpha \le 0 \end{cases}$$
(102)

where

$$\alpha = 11 \left(\frac{G_{M,\text{ON}}}{I_{D,\text{ON}}} - \frac{1}{x_n V_{\text{TH}}} \right) \tag{103}$$

$$G_{M,\text{ON}} = \frac{\partial I_{D,\text{ON}}}{\partial V_{GS}} \tag{104}$$

$$I_{D,\text{ON}} = \begin{cases} I_D \text{ in (101) with } V_{GS} = V_{ON} & V_{DS} \leq V_{DS,\text{SAT}} \\ I_D \text{ in (106) with } V_{GS} = V_{ON} \text{ and } V_{DS} = V_{DS,\text{SAT}} & V_{DS} \leq V_{DS,\text{SAT}} \end{cases}$$
(105)

saturation region

$$I_D = \frac{L_{\text{EFF}}}{L_{\text{EFF}-\Delta_L}} I_{D,\text{SAT}} \tag{106}$$

$$I_{D,\text{SAT}} = K_P \frac{W_{\text{EFF}}}{L_{\text{EFF}}} F_G F_D \left[\left(V_{GS} - V_{\text{FB}}' - \frac{\eta}{2} V_{DS,\text{SAT}} \right) V_{DS,\text{SAT}} - \frac{3}{2} \frac{\gamma_{\text{EFF}}}{\eta} F_{B,\text{SAT}} \right]$$
(107)

The LEVEL 3 current-voltage parameter dependencies are summarized in figure 8.

LEVEL 2 Overlap Capacitances

In the LEVEL 2 model the gate overlap capacitances as re strong functions of voltage. Two overlap capacitance models are available in PSPICEthe Meyer model based on the model originally proposed by Meyer [?] and the Ward-Dutton model [?,?]. SPICE2G6and SPICE3use just the Meyer model. The Meyer and Ward-Dutton models differ in the derivation of the channel charge.

LEVEL 2 Meyer Model

This model is selected when the parameter $XQC = X_{QC}$ is not specified or $X_{QC} < 0.5$.

The voltage dependent thin-oxide capacitances are used only if T_{OX} is specified in the model statement.

Four operating regions are defined in the Meyer model:

 $V_{GS} < V_{\rm ON} - 2\phi_B$ accumulation region: depletion region: $V_{\rm ON} - 2\phi_B < V_{GS} < V_{\rm ON}$ saturation region: $V_{\rm ON} < V_{GS} < V_{\rm ON} + V_{DS}$ $V_{GS} > V_{ON} + V_{DS}$ linear region:

where

$$V_{\rm ON} = \begin{cases} V_T + x_n V_{\rm TH} & \text{if } N_{\rm FS} = \text{NFS specified} \\ V_T & \text{if } N_{\rm FS} = \text{NFS not specified} \end{cases}$$
 (108)

$$V_T = V_{T0} + \gamma \left[\sqrt{2\phi_B - V_{BS}} - \sqrt{2\phi_B} \right] \tag{109}$$

$$x_n = 1 + \frac{qN_{\rm FS}}{C'_{OX}} + \frac{C_D}{C'_{OX}} \tag{110}$$

$$C'_{OX} = \frac{\epsilon_{OX}}{T_{OX}}$$

$$C_{OX} = C'_{OX}W_{EFF}L_{EFF}$$

$$C_{D} = \frac{\gamma}{2\sqrt{2\phi_B - V_{BS}}}$$

$$(111)$$

$$(112)$$

$$C_{OX} = C'_{OX} W_{\text{EFF}} L_{\text{EFF}} \tag{112}$$

$$C_D = \frac{\gamma}{2\sqrt{2\phi_B - V_{BS}}} \tag{113}$$

$$C_{GS} = \begin{cases} C_{GSO}W & \text{accumulation region} \\ \frac{2}{3}C_{OX} \left(1 + \frac{V_{ON} - V_{GS}}{2\phi_B}\right) + C_{GSO}W_{\text{EFF}} & \text{depletion region} \\ \frac{2}{3}C_{OX} + C_{GSO}W_{\text{EFF}} & \text{saturation region} \end{cases}$$

$$C_{OX} \left\{ 1 - \left[\frac{V_{GS} - V_{DS} - V_{ON}}{2(V_{GS} - V_{ON}) - V_{DS}} \right]^2 \right\} + C_{GSO}W_{\text{EFF}} & \text{linear region} \end{cases}$$

$$C_{GD} = \begin{cases} C_{GDO}W_{\text{EFF}} & \text{accumulation region} \\ C_{GDO}W_{\text{EFF}} & \text{depletion region} \\ C_{GDO}W_{\text{EFF}} & \text{saturation region} \end{cases}$$

$$C_{OX} \left\{ 1 - \left[\frac{V_{GS} - V_{ON}}{2(V_{GS} - V_{ON}) - V_{DS}} \right]^2 \right\} + C_{GDO}W_{\text{EFF}} & \text{linear region} \end{cases}$$

$$C_{GB} = \begin{cases} C_{OX} + C_{GBO}L_{\text{EFF}} & \text{accumulation region} \\ C_{OX} \left(\frac{V_{ON} - V_{GS}}{2\phi_B} \right) + C_{GBO}L_{\text{EFF}} & \text{depletion region} \\ C_{GBO}L_{\text{EFF}} & \text{saturation region} \\ C_{GBO}L_{\text{EFF}} & \text{saturation region} \\ C_{GBO}L_{\text{EFF}} & \text{saturation region} \\ & \text{linear region} \end{cases}$$

$$(116)$$

LEVEL 2 Ward-Dutton Model PSPICE only

This model is selected when the parameter XQC is specified and less than 0.5. The charge in the gate Q_G and the substrate Q_B is calculated and the difference of these is taken as the channel charge Q_{CHANNEL} . This charge is then partitioned and allocated between the source as Q_S and the drain Q_D as follows:

$$Q_{\text{CHANNEL}} = Q_D + Q_S \tag{117}$$

$$Q_D = X_{QC}Q_{\text{CHANNEL}} \tag{118}$$

(119)

so that $Q_S = (1 - X_{QC})Q_{CHANNEL}$. This partitioning is somewhat arbitrary but produces transient results that more closely match measurements than does the Meyer capacitance model. However this is at the price of poorer convergence properties and sometimes error. This is particularly so when V_{DS} is changing sign.

Two operating regions are defined in the Ward-Dutton model:

off region: $V_{GS} \leq V_T$ on region: $V_{GS} > V_T$

where

$$V_T = V_{T0} + \gamma \left[\sqrt{2\phi_B - V_{BS}} - \sqrt{2\phi_B} \right] \tag{120}$$

$$C_{OX} = C'_{OX} W_{\text{EFF}} L_{\text{EFF}} \tag{121}$$

$$C_{OX} = C'_{OX} W_{\text{EFF}} L_{\text{EFF}}$$

$$C'_{OX} = \frac{\epsilon_{OX}}{T_{OX}}$$
(121)

(123)

In the charge evaluations the following terms are used:

$$v_G = v_{GB} - V'_{FB} + 2\phi_B (124)$$

$$v_D = \begin{cases} 2\phi_B - v_{BD} & v_{BD} > 2\phi_B \\ 0 & v_{BD} \le 2\phi_B \end{cases}$$
 (125)

$$v_{D} = \begin{cases} 2\phi_{B} - v_{BD} & v_{BD} > 2\phi_{B} \\ 0 & v_{BD} \le 2\phi_{B} \end{cases}$$

$$v_{S} = \begin{cases} 2\phi_{B} - v_{BS} & v_{BS} > 2\phi_{B} \\ 0 & v_{BS} \le 2\phi_{B} \end{cases}$$

$$v_{E} = \begin{cases} v_{D} & v_{D} < v_{DS,SAT} \\ v_{DS,SAT} & v_{D} \ge v_{DS,SAT} \end{cases}$$

$$(124)$$

$$v_{DS} = v_{DS} + v_{DS} = v_{DS} =$$

$$v_E = \begin{cases} v_D & v_D < v_{DS,SAT} \\ v_{DS,SAT} & v_D \ge v_{DS,SAT} \end{cases}$$
 (127)

$$x_5 = (v_E + v_S)(\sqrt{v_E} + \sqrt{v_S}) \tag{128}$$

$$x_6 = ((v_E^2 + v_S^2) + v_E v_S) + \sqrt{v_E} \sqrt{v_S} (v_E + v_S)$$
(129)

$$D = v_G(\sqrt{v_E} + \sqrt{v_S}) - \gamma_{EFF}((v_E + v_S) + \sqrt{v_E}\sqrt{v_S})/1.5 -.5(\sqrt{v_E} + \sqrt{v_S})(v_E + v_S)$$
(130)

where V'_{FB} is defined in (71) and $V_{DS,SAT}$ in (89). off region

$$Q_G = \begin{cases} \gamma_{\text{EFF}} C_{OX} \left(\sqrt{\frac{1}{4} \gamma_{\text{EFF}}^2 + v_G} - \gamma_{\text{EFF}}/2 \right) & v_G > 0 \\ C_{OX} v_G & v_G \le 0 \end{cases}$$
(131)

$$Q_B = -Q_G (132)$$

$$Q_{\text{CHANNEL}} = -(Q_G + Q_B) \tag{133}$$

on region

$$Q_B = -\gamma_{\text{EFF}} C_{OX} \left(\frac{vg_3^2((v_E + v_S) + \sqrt{v_E}\sqrt{v_S}) - \frac{1}{2}\gamma_{\text{EFF}}x_5 - .4x_6}{D} \right)$$
(134)

$$Q_{G} = C_{OX}$$

$$\left(vg - \frac{.5vgx_{5} - .4\gamma_{EFF}x_{6} - ((v_{E}^{2} + v_{S}^{2}) + v_{E}v_{S})(\sqrt{v_{E}} + \sqrt{v_{S}})/3}{D}\right)$$
(135)

where V'_{FB} is defined in (71). The overlap capacitances are then evaluated as

$$C_{GDB} = \partial Q_G / \partial v_D \tag{136}$$

$$C_{GSB} = \partial Q_G/\partial v_S \tag{137}$$

$$C_{GGB} = \partial Q_G / \partial v_G \tag{138}$$

$$C_{BDB} = \partial Q_B / \partial v_D \tag{139}$$

$$C_{BSB} = \partial Q_B / \partial v_S \tag{140}$$

$$C_{BGB} = \partial Q_B / \partial v_G \tag{141}$$

The LEVEL 2 overlap capacitance parameter dependencies are summarized in figure 9.

LEVEL 3 I/V Characteristics

The LEVEL 3 I/V characteristics are based on empirical fits resulting in a more accurate description of the I/V response than obtained with the LEVEL 2 model. The LEVEL 3 current/voltage characteristics are evaluated after first determining the mode (normal: $V_{DS} \geq 0$ or inverted: $V_{DS} < 0$) and the region (cutoff, linear or saturation) of the current (V_{DS}, V_{GS}) operating point.

Normal Mode: $(V_{DS} \ge 0)$

The regions are as follows:

cutoff region: $V_{GS} < V_T$

weak inversion region: $V_T < V_{GS} \le V_{ON}$

linear region (strong inversion): $V_{GS} > V_{\rm ON}$ and $V_{DS} < V_{DS,\rm SAT}$ saturation region (strong inversion): $V_{GS} > V_{\rm ON}$ and $V_{DS} > V_{DS,\rm SAT}$

where

$$V_T = V_{T0} - \sigma V_{DS} + F_C \tag{142}$$

the effect of short and narrow channel on threshold voltage

$$F_C = \gamma F_S \sqrt{2\phi_B - V_{BS}} + F_N (2\phi_B - V_{BS}) \tag{143}$$

and

$$V_{\rm ON} = \begin{cases} V_T & NFS = 0\\ V_T + V_{TH}x_n & NFS \neq 0 \end{cases}$$
 (144)

The effect of the short channel is described by

$$F_S = 1 - \frac{X_J}{L_{\text{EFF}}} \left(\frac{X_{JL} + W_C}{X_J} \sqrt{1 - \frac{W_P}{X_J + W_P}} - \frac{X_{JL}}{X_J} \right)$$
(145)

where

$$W_P = X_D \sqrt{\phi_J - V_{BS}} \tag{146}$$

$$X_D = \sqrt{\frac{2\epsilon_s}{qN_B}} \tag{147}$$

$$W_C = X_J \left[0.0831353 + 0.8013929 \frac{W_P}{X_J} + 0.0111077 \frac{W_P}{X_J} \right]$$
 (148)

and

$$\sigma = \eta \frac{8.15^{-22}}{C_{OX}' L_{\rm EFF}^3} \tag{149}$$

The effect of channel width on threshold is

$$F_N = \frac{\epsilon_s \delta \pi}{4C'_{OX} W_{\text{EFF}}} \tag{150}$$

The effective mobility due to modulation by the gate

$$\mu_S = \mu_0 F_G \tag{151}$$

and the factor describing mobility modulation by the gate is

$$F_G = \frac{1}{1 + \theta(V_{GSX} - V_T)} \tag{152}$$

where

$$V_{GSX} = \begin{cases} V_{GS} & V_{GS} < V_{\text{ON}} \\ V_{\text{ON}} & V_{GS} \ge V_{\text{ON}} \end{cases}$$
 (153)

The drain-source saturation voltage

$$V_{DS,SAT} = \begin{cases} V_A + V_B - \sqrt{V_A^2 + V_B^2} & V_{MAX} > 0 \\ V_P & V_{MAX} \le 0 \end{cases}$$
 (154)

where

$$V_A = \frac{V_{GSX} - V_T}{1 + F_B} \tag{155}$$

$$V_B = \frac{v_{\text{MAX}} L_{\text{EFF}}}{\mu_S} \tag{156}$$

$$V_P = V_{GSX} - V_T \tag{157}$$

The body effect factor

$$F_B = \frac{\gamma F_S}{4\sqrt{\phi_{BS}}} + F_N \tag{158}$$

where

$$\phi_{BS} = \begin{cases} 2\phi_B - V_{BS} & V_{BS} \le 0\\ \frac{2\phi_B}{\sqrt{1 + \frac{1}{2}V_{BS}/(2\phi_B)}} & V_{BS} > 0 \end{cases}$$
 (159)

The velocity saturation factor is

linear region

$$I_D = K_P \frac{W_{\text{EFF}}}{L_{\text{EFF}}} F_G F_D \left[V_{GSX} - V_T - \frac{1 + F_B}{2} V_{DS} \right] V_{DS}$$
 (162)

weak inversion region

When V_{GS} is slightly above V_T , I_D increases slowly over a few thermal voltages V_{TH} in exponential manner becoming I_D calculated for strong inversion. This effect is handled empirically by defining two exponential which, as well as ensuring an exponential increase in I_D , also ensure that the transconductance G_M (= $\partial I_D/\partial V_{GS}$) is continuous at $V_{GS} = V_{\text{ON}}$.

$$I_{D} = \begin{cases} I_{D,\text{ON}} \left[\frac{10}{11} e^{(V_{GS} - V_{\text{ON}})/(x_{n}V_{TH})} + \frac{1}{11} e^{\alpha(V_{GS} - V_{\text{ON}})} \right] & \alpha > 0 \\ I_{D,\text{ON}} e^{(V_{GS} - V_{\text{ON}})/(x_{n}V_{TH})} & \alpha \leq 0 \end{cases}$$
(163)

where

$$\alpha = 11 \left(\frac{G_{M,\text{ON}}}{I_{D,\text{ON}}} - \frac{1}{x_n V_{\text{TH}}} \right) \tag{164}$$

$$G_{M,\text{ON}} = \frac{\partial I_{D,\text{ON}}}{\partial V_{GS}} \tag{165}$$

and

$$I_{D,ON} = \begin{cases} I_D \text{ in (162) with } V_{GS} = V_{ON} & V_{DS} \le V_{DS,SAT} \\ I_D \text{ in (167) with } V_{GS} = V_{ON} \text{ and } V_{DS} = V_{DS,SAT} & V_{DS} \le V_{DS,SAT} \end{cases}$$
(166)

saturation region

$$I_D = \frac{L_{\text{EFF}}}{L_{\text{EFF}-\Delta_L}} I_{D,\text{SAT}} \tag{167}$$

$$I_{D,SAT} = K_P \frac{W_{EFF}}{L_{EFF}} F_G F_D \left[V_{GSX} - V_T - \frac{1 + F_B}{2} V_{DS,SAT} \right] V_{DS,SAT}$$
 (168)

The reduction in the channel length due to V_{DS} modulation is

$$\Delta_L = \begin{cases} \Delta_L' & \Delta_L' < \frac{1}{2} L_{\text{EFF}} \\ L_{\text{EFF}} - \frac{L_{\text{EFF}}}{\Delta_L'} & \Delta_L' \ge \frac{1}{2} L_{\text{EFF}} \end{cases}$$
(169)

where the punch through approximation is used for $\Delta'_L \geq \frac{1}{2}L_{\text{EFF}}$; In (169) the distance that the depletion region at the drain extends into the channel is

$$\Delta_L' = \sqrt{\left(\frac{E_P X_D^2}{2}\right)^2 + \kappa X_D^2 (V_{DS} - V_{DS,SAT})} - \frac{E_P X_D^2}{2}$$
 (170)

and

$$E_P = \frac{I_{D,\text{SAT}}}{G_{DS,\text{SAT}}L_{\text{EFF}}} \tag{171}$$

Here

$$G_{DS,SAT} = \frac{\partial I_{D,SAT}}{\partial V_{DS,SAT}} \tag{172}$$

The LEVEL 3 current-voltage parameter dependencies are summarized in figure 10.

LEVEL 3 Overlap Capacitances

In the LEVEL 3 model the gate overlap capacitances as restrong functions of voltage. Two overlap capacitance models are available the Meyer model based on the model originally proposed by Meyer [?] and the Ward-Dutton model [?,?]. These models differ in the derivation of the channel charge.

LEVEL 3 Meyer Model

. This model is selected when the parameter XQC = X_{QC} is not specified or $X_{QC} < 0.5$.

The voltage dependent thin-oxide capacitances are used only if T_{OX} is specified in the model statement.

Four operating regions are defined in the Meyer model:

accumulation region: $V_{GS} < V_{ON} - 2\phi_B$

depletion region: $V_{\rm ON} - 2\phi_B < V_{GS} < V_{\rm ON}$ saturation region: $V_{\rm ON} < V_{GS} < V_{\rm ON} + V_{DS}$

linear region: $V_{GS} > V_{ON} + V_{DS}$

where

$$V_{\rm ON} = \begin{cases} V_T + x_n V_{\rm TH} & \text{if } N_{\rm FS} = {\tt NFS specified} \\ V_T & \text{if } N_{\rm FS} = {\tt NFS not specified} \end{cases}$$
 (173)

$$V_T = V_{T0} + \gamma \left[\sqrt{2\phi_B - V_{BS}} - \sqrt{2\phi_B} \right] \tag{174}$$

$$x_{n} = 1 + \frac{qN_{\text{FS}}}{C'_{OX}} + \frac{C_{D}}{C'_{OX}}$$

$$C'_{OX} = \frac{\epsilon_{OX}}{T_{OX}}$$

$$C_{OX} = C'_{OX}W_{\text{EFF}}L_{\text{EFF}}$$

$$C_{D} = \frac{\gamma}{2\sqrt{2\phi_{B} - V_{BS}}}$$

$$(175)$$

$$(176)$$

$$C'_{OX} = \frac{\epsilon_{OX}}{T_{OY}} \tag{176}$$

$$C_{OX} = C'_{OX}W_{\rm EFF}L_{\rm EFF} \tag{177}$$

$$C_D = \frac{\gamma}{2\sqrt{2\phi_B - V_{BS}}} \tag{178}$$

$$C_{GS} = \begin{cases} C_{GSO}W & \text{accumulation region} \\ \frac{2}{3}C_{OX}\left(1 + \frac{V_{ON} - V_{GS}}{2\phi_B}\right) + C_{GSO}W_{\text{EFF}} & \text{depletion region} \\ \frac{2}{3}C_{OX} + C_{GSO}W_{\text{EFF}} & \text{saturation region} \end{cases}$$

$$C_{OX}\left\{1 - \left[\frac{V_{GS} - V_{DS} - V_{ON}}{2(V_{GS} - V_{ON}) - V_{DS}}\right]^2\right\} + C_{GSO}W_{\text{EFF}} & \text{linear region} \end{cases}$$

$$(179)$$

$$C_{GD} = \begin{cases} C_{GDO}W_{\text{EFF}} & \text{accumulation region} \\ C_{GDO}W_{\text{EFF}} & \text{depletion region} \\ C_{GDO}W_{\text{EFF}} & \text{saturation region} \end{cases}$$

$$C_{OX} \left\{ 1 - \left[\frac{V_{GS} - V_{\text{ON}}}{2(V_{GS} - V_{\text{ON}}) - V_{DS}} \right]^2 \right\} + C_{GDO}W_{\text{EFF}} & \text{linear region} \end{cases}$$

$$(180)$$

$$C_{GB} = \begin{cases} C_{OX} + C_{GBO}L_{\text{EFF}} & \text{accumulation region} \\ C_{OX} \left(\frac{V_{\text{ON}} - V_{GS}}{2\phi_B}\right) + C_{GBO}L_{\text{EFF}} & \text{depletion region} \\ C_{GBO}L_{\text{EFF}} & \text{saturation region} \\ C_{GBO}L_{\text{EFF}} & \text{linear region} \end{cases}$$
(181)

LEVEL 3 Ward-Dutton Model

This model is selected when the parameter XQC is specified and less than 0.5. The charge in the gate Q_G and the substrate Q_B is calculated and the difference of these is taken as the channel charge Q_{CHANNEL} . This charge is then partitioned and allocated between the source as Q_S and the drain Q_D as follows:

$$Q_{\text{CHANNEL}} = Q_D + Q_S \tag{182}$$

$$Q_D = X_{QC}Q_{\text{CHANNEL}}$$
(182)

(184)

so that $Q_S = (1 - X_{QC})Q_{CHANNEL}$. This partitioning is somewhat arbitrary but produces transient results that more closely match measurements than does the Meyer capacitance model. However this is at the price of poorer convergence properties and sometimes error. This is particularly so when V_{DS} is changing sign. Two operating regions are defined in the Ward-Dutton model:

off region: $V_{GS} \leq V_T'$ on region: $V_{GS} > V_T'$

where

$$V_T' = v_{BIX} + F_C$$

$$v_{BIX} = V_{FB} - \sigma V_{DS}$$

$$(185)$$

$$v_{BIX} = V_{FB} - \sigma V_{DS} \tag{186}$$

 F_C is defined in (143), σ in (149) and V_{FB} is defined in (17) or (17). off region

$$Q_{G} = \begin{cases} \gamma F_{S} C_{OX} \left[\sqrt{\left(\frac{\gamma F_{S}}{2} \right)^{2} + (v_{GB} - V_{FB} + 2\phi_{B}) - \frac{\gamma F_{S}}{2}} \right] \\ v_{GB} > (V_{FB} - 2\phi_{B}) \end{cases}$$

$$Q_{B} = -Q_{G}$$

$$(187)$$

$$(188)$$

on region

$$Q_G = \begin{cases} C_{\text{OX}}(V_{GS} - V_{FB}) & V_{DSX} = 0\\ C_{\text{OX}}(V_{GS} - v_{BIX} - \frac{1}{2}V_{DSX} + x_a) & V_{DSX} \neq 0 \end{cases}$$
(189)

$$Q_{G} = \begin{cases} C_{OX}(V_{GS} - V_{FB}) & V_{DSX} = 0 \\ C_{OX}(V_{GS} - v_{BIX} - \frac{1}{2}V_{DSX} + x_{a}) & V_{DSX} \neq 0 \end{cases}$$

$$Q_{B} = \begin{cases} -C_{OX}F_{C} & V_{DSX} = 0 \\ -C_{OX}(F_{C} + \frac{1}{2}F_{B}V_{DSX} - x_{a}F_{B}) & V_{DSX} \neq 0 \end{cases}$$
(189)

where

$$x_a = \frac{(1+F_B)V_{DSX}^2}{12V_{GSX} - V_T' - \frac{1}{2}(1+F_B)V_{DSX}}$$
(191)

$$Q_{\text{CHANNEL}} = -(Q_G + Q_B) \tag{192}$$

where F_B is defined in (158), V_{GSX} in (153) and

$$V_{DSX} = \begin{cases} V_{DS,SAT} & V_{DS} > V_{D,SAT} \\ V_{DS} & V_{DS} \le V_{D,SAT} \end{cases}$$
(193)

The overlap capacitances are then evaluated as

$$C_{GDB} = \partial Q_G / \partial v_D \tag{194}$$

$$C_{GSB} = \partial Q_G/\partial v_S \tag{195}$$

$$C_{GGB} = \partial Q_G / \partial v_G \tag{196}$$

$$C_{BDB} = \partial Q_B/\partial v_D \tag{197}$$

$$C_{BSB} = \partial Q_B / \partial v_S \tag{198}$$

$$C_{BGB} = \partial Q_B / \partial v_G \tag{199}$$

The overlap capacitance parameter dependencies are summarized in figure 11.

BSIM1 (LEVEL 4) MOSFET models.

The parameters of the BSIM1 (LEVEL 4 model are all values obtained from process characterization, and can be generated automatically. J. Pierret [?] describes a means of generating a 'process' file, and the program Proc2Mod provided in the UC Berkeley standard SPICE3 distribution converts this file into a sequence of .MODEL lines suitable for inclusion in a SPICE circuit file. Parameters marked below with an * in the L/W column also have corresponding parameters with a length and width dependency.

Unlike most other models the BSIM1 model is designed for use with a process characterization system that provides all the parameters, thus there are no defaults for the parameters, and leaving one out is considered an error.

Table 5 continued: BSIM (LEVEL) 4 model keywords.

Name	Description	Units	Default	L/W
K2	drain/source depletion charge sharing	-	REQUIRED	*
	coefficient (K_2)			
MJ	grading coefficient of source-drain junc-	-	REQUIRED	
	tion (M_J)			
MJSW	grading coefficient of source-drain junc-	-	REQUIRED	
	tion sidewall $(M_{J,SW})$			
MUS	mobility at zero substrate bias and at V_{DS}	cm^2/V^2s	REQUIRED	*
	$=V_{DD} \qquad (\mu_S)$			
MUZ	zero-bias mobility (μ_Z)	cm^2/Vs	REQUIRED	
NO	zero-bias subthreshold slope coefficient	-	REQUIRED	*
	$(N-zero)$ (N_0)			
NB	sensitivity of subthreshold slope to sub-	-	REQUIRED	*
	strate bias			
	(PARASITIC) (N_B)			
ND	sensitivity of subthreshold slope to drain	-	REQUIRED	*
	bias (N_D)			
PB	built in potential of source/	V	REQUIRED	
	drain junction (ϕ_J)			
PBSW	built in potential of source/	V	REQUIRED	
	drain juntion sidewall			
	(PARASITIC) $(\phi_{J,SW})$			
PHI	surface inversion potential $(2\phi_B)$	V	REQUIRED	*
RSH	drain and source diffusion sheet resistance	Ω -square	REQUIRED	
	(PARASITIC) (R_{SH})			
TEMP	temperature at which parameters were	С	REQUIRED	
	measured (T)			
TOX	gate oxide thickness (T_{OX})	μ m	REQUIRED	
U0	zero-bias transverse-field mobility degra-	V^{-1}	REQUIRED	*
	dation coefficient (U-zero (U_0)			
U1	zero-bias velocity saturation coefficient	μ m/V	REQUIRED	*
	(U_1)			
VDD	measurement bias range (V_{DD})	V	REQUIRED	
WDF	source-drain junction default width	m	REQUIRED	
	(W_{DF})			
VFB	flat-band voltage $(V_{\sf FB})$	V	REQUIRED	*
X2E	sensitivity of drain-induced barrier lower-	V^{-1}	REQUIRED	*
	ing			
	effect to substrate bias (X_{2E})			
X2MS	sensitivity of mobility to substrate bias at	cm^2/V^2s	REQUIRED	*
	$V_{DS} = V_{DD}$ (X_{2MS})	/	,	

Table 5 continued: BSIM (LEVEL) 4 model keywords.

Name	Description	Units	Default	L/W
X2MZ	sensitivity of mobility to substrate bias at	cm^2/V^2s	REQUIRED	*
	$V_{DS} = 0 (X_{2MZ})$			
X2U0	sensitivity of transverse field mobility	V^{-2}	REQUIRED	*
	degradation effect to substrate bias			
	$(X2U-zero)$ (X_{2U0})			
X2U1	sensitivity of velocity saturation effect to	μ mV $^{-2}$	REQUIRED	*
	substrate bias (X_{2U1})			
ХЗЕ	sensitivity of drain-induced barrier low-	V^{-1}	REQUIRED	*
	ering effect to drain bias at $V_{DS}=$			
	V_{DD} (X_{3E})			
X3MS	sensitivity of mobility to drain bias at	cm^2/V^2s	REQUIRED	*
	$V_{DS} = V_{DD} \tag{X_{3MS}}$			
X3U1	sensitivity of velocity saturation effect on	μV^{-2}	REQUIRED	*
	drain bias at $V_{DS} = V_{DD}$ (X_{3U1})			
XPART	gate oxide capacitance charge partition	-	REQUIRED	
	model flag (X_{PART})			
	XPART = 0: selects a 40:60 drain:source			
	charge partition			
	XPART = 1: selects a 0:100 drain:source			
	charge partition			

Table 6 continued: BSIM (LEVEL) 4 model keywords, PSPICE extensions.

Name	Description	Units	Default
JSSW	bulk junction sidewall current per unit length	A/m	0
	(PARASITIC) $(J_{S,SW})$		
RB	bulk ohmic resistance	Ω	0
	(PARASITIC) (R_B)		
RD	drain ohmic resistance	Ω	0
	(PARASITIC) (R_D)		
RDS	drain-source shunt resistance (R_{DS})	Ω	0
RG	gate ohmic resistance	Ω	0
	(PARASITIC) (R_B)		
RS	source ohmic resistance	Ω	0
	(PARASITIC) (R_S)		
TT	bulk p - n transit time (au_T)	S	0
W	channel width (W)	m	DEFL

AC Analysis

. The AC analysis uses the model of figure 1 with the capacitor values evaluated at the DC operating point with

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} \tag{200}$$

and

$$R_{DS} = \frac{\partial I_{DS}}{\partial V_{DS}} \tag{201}$$

Noise Analysis

. The MOSFET noise model accounts for thermal noise generated in the parasitic resistances and shot and flicker noise generated in the drain source current generator. The rms (root-mean-square) values of thermal noise current generators shunting the four parasitic resistance R_B , R_D , R_G and R_S are

$$I_{n,B} = \sqrt{4kT/R_B} \text{ A}/\sqrt{\text{Hz}}$$
 (202)

$$I_{n,D} = \sqrt{4kT/R_D} \text{ A}/\sqrt{\text{Hz}}$$
 (203)

$$I_{n,G} = \sqrt{4kT/R_G} \text{ A}/\sqrt{\text{Hz}}$$
 (204)

$$I_{n,S} = \sqrt{4kT/R_S} \text{ A}/\sqrt{\text{Hz}}$$
 (205)

The rms value of noise current generators in series with the drain-source current generator

$$I_{n,DS} = \left(I_{\text{SHOT},DS}^2 + I_{\text{FLICKER},DS}^2\right)^{1/2} \tag{206}$$

$$I_{\text{SHOT},DS} = \sqrt{4kTg_m \frac{2}{3}} \quad A/\sqrt{\text{Hz}} A/\sqrt{\text{Hz}}$$
 (207)

$$I_{\text{FLICKER},DS} = \sqrt{\frac{K_F I_D^{A_F}}{f K_{\text{CHANNEL}}}} \quad \text{A}/\sqrt{\text{Hz}}$$
 (208)

where the transconductance

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \tag{209}$$

www.ncsu.edu

is evaluated at the DC operating point, and

$$K_{\text{CHANNEL}} = \frac{\partial L_{\text{EFF}}^2 \epsilon_{\text{Si}}}{\partial T_{OX}}$$
 (210)

Notes:

The actual element in $fREEDA^{TM}$ is the M element. See M for full documentation.

Credits: Name Affiliation Date Links Nikhil Kriplani NC State University Sept 2000 **NC STATE UNIVERSITY** nmkripla@eos.ncsu.edu

Table 2: MOSFET model keywords for LEVELs 1, 2, 3 continued.

Name	Description	Units	Default
FC	coefficient for forward-bias depletion capacitance	-	0.5
	formula		
	(PARASITIC) (F_C)		
GAMMA	bulk threshold parameter (γ)	$V^{\frac{1}{2}}$	INFERRED
IS	bulk junction saturation current	Α	10^{-14}
	(PARASITIC) (I_S)		
JS	bulk junction saturation current per sq-meter of junc-	A/m^2	0
	tion area	,	
	(PARASITIC) (J_S)		
KAPPA	saturation field factor (LEVEL=3 only) (κ)	-	0.2
KF	flicker noise coefficient (K_F)	-	0
KP	transconductance parameter (K_P)	A/V^2	2.10^{-5}
LAMBDA	channel-length modulation	1/V	0
	(LEVEL=1, 2 only) (λ)	,	
LD	lateral diffusion (X_{JL})	m	0
LEVEL	model index	-	1
MJ	bulk junction bottom grading coefficient	-	0.5
	(PARASITIC) (M_J)		
MJSW	bulk junction sidewall grading coefficient	-	0.33
	(PARASITIC) $(M_{J,SW})$		
NSUB	substrate doping (N_B)	${\rm cm}^{-3}$	INFERRED
NSS	surface state density (N_{SS})	cm^{-2}	INFERRED
NFS	fast surface state density (N_{FS})	cm^{-2}	0
NEFF	total channel charge (fixed and mobile) coefficient	-	1
	(LEVEL=2 only) (N_{EFF})		
PB	bulk junction potential (ϕ_J)	V	0.8
	(This is the interface potential in the channel relative		
	to the source at threshold.)		
PHI	surface inversion potential $(2\phi_B)$	V	0.6
RD	drain ohmic resistance	Ω	0
	(PARASITIC) (R_D)		
RS	source ohmic resistance	Ω	0
	(PARASITIC) (R_S)		
RSH	drain and source diffusion sheet resistance	$\Omega/square$	0
	(PARASITIC) (R_{SH})		
THETA	mobility modulation (LEVEL=3 only) (θ)	1/V	0
TOX	oxide thickness (T_{OX})	m	_
	Default for LEVEL 2 and 3 is 0.1 μ m.		
	If LEVEL 1 and TOX is omitted then the process ori-		
	ented model is not used.		

Table 3: MOSFET model keywords for LEVELs 1, 2, 3 continued.

Name	Description	Units	Default
TPG	type of gate material: (T_{PG})	-	1
	1 o polysilicon, opposite type to substrate		
	-1 ightarrow polysilicon, same type as substrate		
	0 o aluminum gate		
UCRIT	critical field for mobility degradation (LEVEL=2 only)	V/cm	10^4
	(U_C)		
UEXP	critical field exponent in mobility	-	0
	degradation (LEVEL=2 only) (U_{EXP})		
UO	surface mobility (U-oh) (μ_0)	$cm^2/V ext{-s}$	600
UTRA	transverse field coefficient (mobility) (LEVEL $=1$ and	-	0
	3 only) (U_{TRA})		
VMAX	maximum drift velocity of carriers (V_{MAX})	m/s	0
VTO	zero-bias threshold voltage	V	0
	N-channel devices: positive for enhancement mode		
	and negative for depletion mode devices.		
	P-channel devices: negative for enhancement mode		
	and positive for depletion mode devices.		
	$(VT-oh) (V_{T0})$		
XJ	metallurgical junction depth (X_J)	m	0

PROC	CESS	+	GEO!	METRY	\rightarrow	DEVICE
PARAM	ETERS		PARA	METERS		PARAMETERS
DELTA	δ		Rec	quired		I/V
LAMBDA	λ		L	L		VTO $V_{T0}=f(2\phi_B,N_{\mathrm{SS}},T_{OX})$
NSS	$N_{ m SS}$		W	W		KP $K_P = f(\mu_0, T_{OX})$
NSUB	N_B		Op	tional		PHI $2\phi_B = f(N_B)$
PB	ϕ_J		LD	X_{JL}		GAMMA $\gamma = f(\mu_0, T_{OX}, N_B)$
TOX	T_{OX}		WD	W_D		$\{I_D = f(W, L, W_D, X_{JL}, \mid$
UCRIT	U_C			· · · D		$K_P, 2\phi_B, \mu_0, \gamma, V_{T0}, \phi_J$
UEXP	U_{EXP}					$V_{\text{MAX}}, X_J, \lambda, U_{\text{EXP}}, U_C, \delta)$
VMAX	$V_{ m MAX}$					
UO	μ_0					
ХJ	X_J					

Figure 8: MOSFET LEVEL 2 I/V parameter relationships.

Table 4: MOSFET model keywords for LEVELs 1, 2, 3; PSPICE extensions.

bulk p-n junction sidewall current per unit length	Α /	
	A/m	0
(PARASITIC) $(J_{S,SW})$,	
channel length (L)	m	DEFL
bulk p - n emission coefficient	-	0
(PARASITIC) (N)		
bulk p-n sidewall potential	V	PB
(PARASITIC) $(\phi_{J,SW})$		
bulk ohmic resistance	Ω	0
(PARASITIC) (R_B)		
gate ohmic resistance	Ω	0
(PARASITIC) (R_B)		
drain-source shunt resistance (R_{DS})	Ω	∞
(T_{ABS})	°C	current
		temp.
)	°C	TNOM
$(T_{MEASURED})$		
BAL	°C	0
(T_{REL_GLOBAL})		
L	°C	0
$(T_{REL-LOCAL})$		
bulk p - n transit time (au_T)	S	0
channel width (W)	m	DEFW
lateral diffusion width (W_D)	m	0
fraction of channel charge attributable to drain in sat-	-	1
uration region (X_{QC})		
If $X_{QC} > 0.5$ the Meyer Capacitance Model is used.		
If $X_{QC} \leq 0.5$ the Ward-Dutton Capacitance Model is		
	bulk $p\text{-}n$ emission coefficient (PARASITIC) (N) bulk $p\text{-}n$ sidewall potential (PARASITIC) ($\phi_{J,\text{SW}}$) bulk ohmic resistance (PARASITIC) (R_B) gate ohmic resistance (PARASITIC) (R_B) drain-source shunt resistance (R_D) $ (T_{ABS}) $ $ (T_{ABS}) $ $ (T_{ABS}) $ $ (T_{REL_GLOBAL}) $ $ (T_{REL_LOCAL}) $ bulk $p\text{-}n$ transit time (τ_T) channel width (W) lateral diffusion width (W_D) fraction of channel charge attributable to drain in saturation region (X_{QC}) If $X_{QC} > 0.5$ the Meyer Capacitance Model is used.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

PROCESS +		GEOMETRY		\rightarrow		VICE		
PARAMETERS			PARAMETERS			PARAI	METERS	
CJ	C_J		AD	A_D		Constant Overlap		
CJSW	$C_{J,\mathrm{SW}}$		AS	A_S		Capacitances		
MJ	M_J		PD	A_D		CGSO	C_{GSO}	
MJSW	$M_{J,\mathrm{SW}}$		PS	A_S		CGDO	C_{GDO}	
PB	ϕ_J					CGBO	C_{GBO}	
PBSW	ϕ_J							
FC	ϕ_J							

Figure 9: MOSFET LEVEL 2 overlap capacitance parameter relationships.

PROG	PROCESS +		GEOMETRY		\rightarrow	DEVICE
PARAMETERS			PARAMETERS			PARAMETERS
KAPPA	κ		Required			I/V
NSS	$N_{ m SS}$		L	L		VTO $V_{T0} = f(2\phi_B, N_{\rm SS}, T_{OX})$
NSUB	N_B		W	W		KP $K_P = f(\mu_0, T_{OX})$
PB	ϕ_J		Optional		ĺ	PHI $2\phi_B = f(N_B)$
THETA	θ		LD	X_{JL}		GAMMA $\gamma = f(\mu_0, T_{OX}, N_B)$
TOX	T_{OX}		WD	W_D		$\{I_D = f(W, L, W_D, X_{JL})\}$
UO	μ_0				J	$K_P, 2\phi_B, N_B, T_{OX}, \mu_0, \theta$
VMAX	$V_{ m MAX}$					$\gamma, V_{T0}, \phi_J, V_{\text{MAX}}, X_J, \kappa, \eta)$
XJ	X_J					

Figure 10: MOSFET LEVEL 3 I/V parameter relationships.

PROCESS +		GEOMETRY		\rightarrow		DEVICE	
PARAMETERS			PARAN	METERS		PA	RAMETERS
NSUB	N_B		AD	A_D		Constant Overlap	
CJ	C_J		AS	A_S		Capacitances	
CJSW	$C_{J,\mathrm{SW}}$		PD	P_D		CGSO	C_{GSO}
MJ	M_J		PS	P_S		CGDO	C_{GDO}
MJSW	$M_{J,\mathrm{SW}}$					CGBO	C_{GBO}
PB	ϕ_J						
PBSW	$\phi_{J,\mathrm{SW}}$						
FC	F_C						

Figure 11: MOSFET LEVEL 3 overlap capacitance parameter relationships.

Table 5: SPICE BSIM1 (level 4) parameters.

Name	Description	Units	Default	L/W
CGB0	gate-bulk overlap capacitance per meter	F/m	REQUIRED	
	channel length			
	(PARASITIC) (C_{GBO})			
CGDO	gate-drain overlap capacitance per meter	F/m	REQUIRED	
	channel width			
	(PARASITIC) (C_{GDO})			
CGSO	gate-source overlap capacitance per meter	F/m	REQUIRED	
	channel width			
	(PARASITIC) (C_{GSO})			
CJ	source-drain junction capacitance per unit	F/m^2	REQUIRED	
	area			
	(PARASITIC) (C_J)			
CJSW	source-drain junction sidewall capacitance	F/m	REQUIRED	
	per unit length			
	(PARASITIC) $(C_{J,SW})$			
DL	shortening of channel (Δ_L)	μ m	REQUIRED	
DW	narrowing of channel (Δ_W)	μ m	REQUIRED	
DELL	source-drain junction length	m	REQUIRED	
	reduction (DELL)			
ETA	zero-bias drain-induced barrier lowering	-	REQUIRED	*
	coefficient (η)			
JS	source-drain junction current	A/m^2	REQUIRED	
	density (J_S)			
K1	body effect coefficient (K_1)	$V^{\frac{1}{2}}$	REQUIRED	*

Table 6: SPICE BSIM1 (level 4) parameters, PSPICEextensions.

Name	Description	Units	Default
AF	flicker noise exponent (A_F)	-	1
CBD	zero-bias B-D junction capacitance (C'_{BD})	F	0
CBS	zero-bias B-S junction capacitance (C'_{BS})	F	0
FC	coefficient for forward-bias depletion capacitance	-	0.5
	formula (F_C)		
IS	bulk junction saturation current (I_S)	Α	1E-14
KF	flicker noise coefficient (K_F)	-	0
L	channel length (L)	m	DEFL
N	bulk p - n emission coefficient	-	0
	(PARASITIC) (N)		
PBSW	bulk p-n sidewall potential	V	PB
	(PARASITIC) $(\phi_{J,SW})$		