
HDLGEN INTRODUCTION

WILSON CHEN

2022-12





CONTENT

- OVERVIEW
- USAGE
- EMBEDDED FUNCTIONS
- EXTENDED FUNCTIONS
- OTHER FUNCTIONS
- THANKS & NOTICE



OVERVIEW

HDLGen is a tool for HDL generation, it enables embedded Perl or Python scripts in Verilog source code, and support Perl style variable anyway, to generate desired HDL in an easy and efficient way.

It supports all syntax and data structure of Perl or Python, and has a few predefined functions for signal define, module instance, port connection etc.

This tool also supports extended API functions in Perl format(Python API not on plan yet), for any function or module that you want or have.

HDL and script mixed design file can be any name, while final generated RTL file will be Verilog(.v)

Assume line starting with "//:" to be single line Perl script;

Assume line starting with "//:Begin" and ending with "//:End" are multi-line Perl script;

Assume line starting with "//#" to be single line Python script;

Assume line starting with "//#Begin" and ending with "//#End" are multiline Python script;

```
//: for my $i (0..63) {
//: print("wire [7:0] exp_test_$i;\n");
//: }
```

```
//#Begin
    for i in [0,1,2,3,4,5,6,7]:
        print("wire [63:0] test_data%d;" % i )
//#End
```

```
//:Begin
    for my $i (0..1) {
        &Instance mul_int8_4x4 u_mul_4x4_inst$i;
        &Connect (.*) mul_\$1;
}

for my $i (2..3) {
        my $ii = $i;
        &Instance mul_int8_4x4 u_mul_4x4_inst$ii;
        &Connect (.*) \${1}_mul$i;
}
//:End
```

```
//: our $reset= " or negedge resetn";
assign test_wires = test_input[3:0];
always @(posedge clk ${reset})
begin
          q <= d;
          $display("%t:%m: this is a test string\n");
end</pre>
```



USAGE - INPUT

HDLGen supports single source file or multi-file(through a filelist file), generate Verilog HDL with same name. It only need 1 input option default, like:

HDLGen.pm -i my_design.src

and my_design.v will be generated as a pure Verilog HDL file.

or HDLGen.pm -f src.flist, all files in src.flist will be processed and generate one Verilog file for 1 input.

Other options usage:

-u[usage] : print usage or helping message

-o[output] : override output file

-d[debug] : debug, several intermedia files will be saved to help debug

-v[verbose]: verbal mode, will print a lot of information on screen, if -debug turned on too(rarely used)

Suggestion:

- 1. Only use (-I) in most case;
- 2. Turn on (-d) if error message not understood;



USAGE – FLEXIBLE VARIABLES

You can use Perl style variable wherever in Verilog code, as long as you defined such variable before using it.

```
//: our $reset= " or negedge resetn";
assign test_wires = test_input[3:0];
always @(posedge clk ${reset})
begin
    q <= d;
    $display("%t:%m: this is a test string\n");
end</pre>
```

Note:

- 1. Such variable can be used wherever as native Verilog code, without any "//:";
- 2. But such variable must be defined as "our" type;
- 3. And these variables must be used with "{}", like \${reset}, to differentiate from Verilog embedded functions;



EMBEDDED AND EXTENDED FUNCTIONS

HDLGen has a few embedded functions, which help to achieve RTL generation and IP integration.

NOTE:

- Function call has 2 ways: &Function(), or Function();
 "&" is optional but suggested;
- 1. Function parameters have 2 style:
 - a) Direct string split by ",", order is critical;
 - b) Linux command **-option** like, order is meaningless; Details refer to each function.
- 3. Embedded function can be used directly;
- 4. Extended functions need to add package prefix: **&eFunc::**fun(···)

```
//: &eFunc::ClkGen("-clk clk_m");
//: &eFunc::RstGen("-clk clk_m");
//: &eFunc::FuseGen("-clk clk_m");
//: &eFunc::PmuGen("-clk clk_m");
//: &eFunc::MemGen("-clk clk_m");
//: &eFunc::FifoGen("-clk clk_m");
//: &eFunc::AsyncGen("-clk clk_m");
//: GenIPX("my_design.xml");
```

```
&Instance test_sys_ctrl_apb_regs;
Connect -final -interface APB3 -up \${1}_suffix;
```

```
Instance NV NVDLA CMAC CORE MAC mul u mul $i;
&Connect exp sft
                      exp sft $ii;
                      wt actv data${i};
                      wt actv nz${ii};
                       wt actv pvld[${i}];
 Connect op a pvld
&Connect op b dat
                      dat actv data${i};
&Connect op b nz
                      dat actv nz${i};
&Connect op b pvld
                       dat actv pvld[${i}];
                       \${1} $ii;
 Connect -final (res tag)
                             \$1 $i; ### override above line
```

```
//:Begin
  my $sv = "
  interface test_if(input clk);
  logic rst_n,
  wire [1:0] port_a_0;
  logic [12:0] port_a_1;
  wire port_b_0;
  logic port_b_1;
  endinterface
";
  &AddIntfBySV($sv);
  &ShowIntf("test_if");
  &PrintIntfPort("-intf test_if -up");
//:End
```

EMBEDDED FUNCTION - print

There are 2 types of print functions in this tool:

- 1. Perl standard "print";
- 2. Verilog line(s) print as "vprintl";

Usage:

```
//: print("string to print\n");
//: vprint("string to print\n");
```

NOTE:

- 1. the difference between 2 functions is that **vprintl** will NOT print to screen at all, it only update internal data structures, while **print** can print info on screen if you write correctly;
- 2. it's more safe to use "**print STDOUT** ··· " if you want to print on screen for debug;
- 3. if you want to print a bulk of code, you can use "print <<EOF; "EOF";
- **5. Python is different!** --- it only has Python native **print** function.

```
//: for my $i (0..63) {
//: print("wire [7:0] exp_test_$i;\n");
//: }
```

```
//#Begin
    for i in [0,1,2,3,4,5,6,7]:
        print("wire [63:0] test_data%d;" % i )
//#End
```

```
for my $i (0..9) {
        ### for bulk print
        print <<EOF;</pre>
ifdef DESIGNWARE NOEXIST
V DW02 tree #(8, 36) u tree 10n0$i (
  .INPUT
                          (pp in 10n0\$\{i\}[287:0])
 ,.OUTO
                           (pp out 10n0\$\{i\}\ 0[35:0])
                          (pp out 10n0\$\{i\}\ 1[35:0])
 , OUT1
else
00002 \text{ tree } \# (8, 36) \text{ u tree } 10000 \text{ (}
  .INPUT
                          (pp in 10n0\$\{i\}[287:0])
                           (pp out 10n0\$\{i\}\ 0[35:0])
 , OUTO
                          (pp out 10n0${i} 1[35:0])
 ,.OUT1
endif
```



EMBEDDED FUNCTION - SRC

This function is used to update source file search path, and can be used multiple times for multiple paths. When other functions need a file not in current path, then tool will search in all search paths to find target file(will report error if no file in all paths)

Usage:

//: SRC ./incr; //: &SRC ./cfg;

NOTE:

you can use absolute path in other functions, but sometime it's not so convenient;

EMBEDDED FUNCTION - AutoDef

This function is used to automatically generate wire or reg definition for all logic code in 1 source file, that's to say, you can write logic code directly without signal defined first.

But, please note this tool supports very limited syntax so far(welcome any suggestion a/o solution to improve!), like:

NOTE: this function need to put before all wire/reg define lines; simple parameter & define is supported

- Suggest to enable;
- But keep in mind this is not perfect
 - It's only a nice to be or backup solution end
- Complex logic's signals suggested to manual declare

//:AutoDef;

```
assign test wires = test input[3:0];
always @(posedge nvdla_core_clk or negedge nvdla_core_rstn) begin
if (lnvdla_core_rstn) begin
```

```
if (!nvdla_core_rstn) begin
    cfg_reg_en_d0 <= 1'b0;
end else begin
    cfg_reg_en_d0 <= cfg_reg_en;
end
end
always @(posedge nvdla_core_clk or negedge nvdla_core_rstn) begin
    if (!nvdla_core_rstn) begin
        cfg_is_int8_d0 <= {65{1'b0}};
end else begin
    if ((cfg_reg_en) == 1'b1) begin
        cfg_is_int8_d0 <= {65{cfg_is_int8}};
end else if ((cfg_reg_en) == 1'b0) begin
    end else begin
    cfg_is_int8_d0 <= 'bx;
end
end
end</pre>
```

EMBEDDED FUNCTION — AutoInstSig-1

This function is to automatically generate module instance's port connected wire define, but it only supports those modules instanced by embedded function of "&Instance", other module instanced by Verilog syntax is not supported yet (can support if requirement exist):

Usage:

//: & AutoInstSig;

NOTE:

- 1. This function can be in anywhere, but suggest to be around wire/reg lines;
- 2. port connection default is "wire" type, but tool will parse all existing code to see if "reg" type is correct for any signal
- 3. Any manual defines(wire or reg) in original code will override and bypass those autosignals.
- 4. Signal width will auto-learning

//:AutoInstSig

```
//:Begin
&Instance simple_spi.xml my_spi;
Connect -final -interface spi -up \${1}_IPX;
Connect /(clk.*)/ IPX_\${1};
Connect /(rst.*)/ IPX_\${1};
//:End
```

Strongly recommended, it ease your work!

EMBEDDED FUNCTION – AutoInstSig-2

When is enabled, then HDLGen will check all instance's port connected signals, if any input port has no source, or output has no sink in current design, then such signal will be printed out in final RTL as a "Warning", and a warning message will list on screen to cause your attention on these signals as they may be wrong or unexpected.

//:AutoInstSig;

```
//:Begin
&Instance simple_spi.xml my_spi;
Connect -final -interface spi -up \${1}_IPX;
Connect /(clk.*)/ IPX_\${1};
Connect /(rst.*)/ IPX_\${1};
//:End
```

Usage:

//: & AutoInstSig;

NOTE:

- 1. This function is auto-enabled whenever AutoInstSig is enabled;
- 2. Only those sub-modules instanced by &Instance function will be parsed.
- 3. These signals will be listed in instance order.
- 4. This function may be not perfect but should be correct in most case.

```
!!! Be carefully: some Instance's port has NO source or sink !!!
!!! Please search & check "Warning" in output RTL !!!
```

Strongly recommended, it ease your work!

EMBEDDED FUNCTION -Instance - 1

This function is used to instance sub-module, its syntax is very similar to Verilog instance, like:

&Instance NV_NVDLA_CMAC_CORE_MAC_mul u_mul_0

Or:

&Instance NV_NVDLA_CMAC_CORE_MAC_mul #(.param0(xxx), .param1(yy) ..) u _mul_0

Or without instance name:

&Instance NV_NVDLA_CMAC_CORE_MAC NOTE:

- 1. &Instance codes can be with or without starting head of "//:"or"//:Begin" "//:End", which mean it can be treated as native Verilog code(suggested mode);
- 2. If &Instance only has module name, then instance will be default as: u_module
- 3. &Instance need to be used together with Connect in most case, like:

&Instance NV NVDLA CMAC CORE MAC mul u mul 0

&Connect exp sft exp sft 00[3:0];

&Connect $\log_a(\w*)/ wt_actv_{$\{1\}0;}$

- 4. If no **&Connect** line after &Instance line, then all ports of this instance will be connected to wires as same name of port
- 5. If **&AutoInstSig** function is called before &Instance, then all wires connected to this instance's ports will be auto-defined at right place;
- 6. If there is no **&AutoInstSig** function before &Instance, then all wires connected to this instance's ports will be generated below the instance as commented lines (starting with //), and you can manually copy/change later.

Thanks NVIDIA for NVDLA as a testing source!

```
Connect -final -interface APB3 -up \${1} suffix
est sys ctrl_apb regs u test sys ctrl apb regs (
                                (PCLK SUFFIX)
                                (PRESETN SUFFIX)
 , .paddr
                               (PADDR SUFFIX[31:0])
                                (PENABLE SUFFIX)
                                (PSEL SUFFIX)
                                (PWDATA SUFFIX[31:0])
 ..pwrite
                                (PWRITE SUFFIX)
                                (PRDATA SUFFIX[31:0])
                                (PREADY SUFFIX)
                               (PSLVERR SUFFIX)
                               (sys ctrl0 12c strip mode[2:0])
 , sys ctrl0 12c strip mode
 , sys ctrl0 mem repair en
                               (sys ctrl0 mem repair en[0:0])
```

,.sys ctrl0 pdc use arm ctrl (sys ctrl0 pdc use arm ctrl[0:0]

(sys ctrl0 smmu mmusid[4:0])

(test reg test filed1[1:0])

, .sys ctrl0 smmu mmusid

.test reg test filed1

```
V NVDLA CMAC CORE MAC mul u mul 0 (
  .nvdla core clk (nvdla core clk)
 ... nvdla core rstn (nvdla core rstn)
                     (cfg is fp16)
 ,.cfg is fp16
                    (cfg is int8)
 ..cfg is int8
 ..cfg reg en
                    (cfg reg en)
 ,.exp sft
 ,.op a dat
                     (wt actv nz00[1:0])
 .op a nz
                    (wt actv pvld[0])
 ,.op a pvld
                    (dat actv data0[15:0])
 ,.op b dat
                    (dat actv nz0[1:0])
                    (dat actv pvld[0])
 ,.op b pvld
 , res a
                    (res a 00[31:0])
                    (res b 00[31:0])
 , res b
                    (res tag 0[7:0])
```



EMBEDDED FUNCTION – Instance - 2

&Instance function has another way to use: **IPXACT** direct instance --- take IPXACT as a module to instance, like:

&Instance simple_spi.xml my_spi;

Or:

&Instance simple_spi.xml #(.param0(xxx), .param1(yy) ..) my_spi;

Or no Instance name: as

&Instance simple_spi.xml;

NOTE:

- 1. IPXACT file name can be identical or different to module, module name will be defined by IPXACT's "name" field;
 - if IPXACT has no "name" field then file name will be used;
- 2. When instancing from IPXACT file, then all the interfaces defined in the IPXACT file will be automatically updated into internal interface list; so you can use those interfaces directly;
- 3. Other requirements/functions are common for &Instance;

```
//:Begin
&Instance simple_spi.xml my_spi;
Connect -final -interface spi -up \${1}_IPX;
Connect /(clk.*)/ IPX_\${1};
Connect /(rst.*)/ IPX_\${1};
//:End
```

```
my spi (
imple spi
            (IPX clk i)
                                //|<-i
            (IPX rst i)
            (adr i[2:0])
            (cyc i)
            (dat i[7:0])
  ..dat i
           (MISO I IPX)
            (stb i)
            (we i)
  , we i
           (ack o)
           (dat o[7:0])
  ,.inta o (inta o)
  .mosi o (MOSI O IPX)
            (SCK O IPX)
            (SS O IPX)
```



EMBEDDED FUNCTION - Instance - 3

&Instance function supports multi-line parameter, but has special requirements, like:

NOTE:

- 1. When Instancing with multi-line parameter, Instance command must be 3 parts:
 - 1. 1st line for module or IPXACT name, and has **no ";"**;
 - 2. Second line to the line ending of ")" is for all parameters;
 - 3. Last line is instance name, ending with ";";

```
simple spi
      \# ( .parm0(0),
         .param1(1),
          .param2(2)
my spi (
    .clk i (IPX clk i)
            (IPX rst i)
   , .rst i
             (adr i[2:0])
   , .adr i
   ,.cyc i (cyc i)
            (dat i[7:0])
   ,.dat i
   .miso i (MISO I IPX)
            (stb i)
   .stb i
             (we \bar{i})
   ,.we i
   ,.ack o (ack o)
   ,.dat o (dat o[7:0])
   ,.inta o (inta o)
   , mosi o (MOSI O IPX)
   .sck o (SCK O IPX)
             (SS \overline{O} \overline{IPX})
```

EMBEDDED FUNCTION – Connect

This function must be working along with **&Instance**, to achieve module's port connections. The function support regular expression for name matching, also support signal grouping by interface (interface can be standard AMBA bus, or manual defined --- as following intro), like:

&Instance NV_NVDLA_CMAC_CORE_MAC_mul u_mul_0

&Connect exp_sft exp_sft_00[3:0];

&Connect /op_a_(\w*)/ wt_actv_\\${1}0

&Connect -input /op_b_(.*)/ dat_actv_\${1}0;

&Connect -final -interface APB3 -up \${1}_\${suffix}; //connect APB3 bus to wires has "_\$suffix", and all wires upcased

NOTE:

- 1. Must follow &Instance line, no blank line from Instance line (blank line means "ending");
- 2. Can control if only apply to input port(-input) or out port(-output);
- 3. Regular express is native format, with 2 strings:
 - a) 1st is match pattern for port name;
 - a) Has "/" or has no "/" will get same result;
 - b) 2nd is name change with **\$n** supported;
 - c) Support variable in express, like **\$var**;
 - d) Please add "\" for regular express matched pattern (\\$1, \\$2);
 - e) Please add "{}" on variable to avoid any mistake;
- 1. The wire going to connect can be upcase (-up) or lowcase (-low);
 - a) But keep in mind: -low is higher priority then-up, only -low action if both enabled.
- 5. subsequent line's command will override previous lines;
- 6. But override will be disabled if you enabled with "-final"
 - a) note: -final is highly recommended in most case
- 7. If you want grouping by interface, then just use "-interface intf_name"
 - a) But please make sure interface does exist!
 - a) Default only standard AMBS bus exist
 - b) If need other interface, you need to manually add--- as following intro;
 - c) Interface default is "slave" mode --- can be changed by "-master" option;

```
Connect -final -interface APB3 -up \${1} suffix
est sys ctrl apb regs u test sys ctrl apb regs
                                (PCLK SUFFIX)
                                (PRESETN SUFFIX)
                               (PADDR SUFFIX[31:0])
 ,.penable
                                (PENABLE SUFFIX)
                                (PSEL SUFFIX)
                                (PWDATA SUFFIX[31:0])
                                (PWRITE SUFFIX)
                                (PRDATA SUFFIX[31:0])
                                (PREADY SUFFIX)
                                (PSLVERR SUFFIX)
                               (sys ctrl0 12c strip mode[2:0])
 , .sys ctrl0 mem repair done
                               (sys ctrl0 mem repair done[6:0])
 ..sys ctrl0 mem repair en
                               (sys ctrl0 mem repair en[0:0])
                               (sys ctrl0 pdc use arm ctrl[0:0])
 ,.sys ctrl0 pdc use arm ctrl
 ..sys ctrl0 smmu mmusid
                               (sys ctrl0 smmu mmusid[4:0])
                               (test reg test field0[3:0])
 ,.test reg test field0
  .test reg test filed1
                               (test reg test filed1[1:0])
```

Instance test sys ctrl apb regs;

```
Instance NV NVDLA CMAC CORE MAC mul u mul $i;
                    exp sft $ii;
&Connect exp sft
                    wt actv data${i};
 Connect op a dat
 Connect op a nz
                    wt actv nz${ii};
 Connect op a pvld
                     wt actv pvld[${i}];
&Connect op b dat
                    dat actv data${i};
                    dat actv nz${i};
&Connect op b nz
&Connect op b pvld
                     dat actv pvld[${i}];
                          NVDLA CMAC CORE MAC mul u mul 0 (
```

```
.. nvdla core rstn (nvdla core rstn)
,.cfg is fp16
                  (cfg is fp16)
.cfq is int8
                  (cfg is int8)
,.cfg reg en
                  (cfg reg en)
,.exp sft
                  (exp sft 00[3:0])
,.op a dat
,.op a nz
                  (wt actv pvld[0])
,.op a pvld
                  (dat actv data0[15:0])
op b nz
                  (dat actv nz0[1:0])
,.op b pvld
                  (dat actv pvld[0])
                  (res b 00[31:0])
```

EMBEDDED FUNCTION – Interface

There are several functions for Interface management, you can use them to add interface from RTL file, JSON file, or Perl hash, or embedded SV code, then subsequent code can use these interfaces to print or connect, or do whatever you want, like:

```
//: &AddIntfByIPX("./cfg/simple_spi.xml");
//: &AddIntfByJson("./cfg/MyIntf.json");
//: &PrintIntfPort("-intf spi");
```

You'll get code as:

```
        output
        mosi_o
        ;

        input
        miso_i
        ;

        output
        ss_o
        ;

        output
        sck_o
        ;
```

```
//:Begin
  my $sv = "
  interface test_if(input clk);
   logic rst_n,
   wire [1:0] port_a_0;
   logic [12:0] port_a_1;
   wire port_b_0;
   logic port_b_1;
   endinterface
";
   &AddIntfBySV($sv);
   &ShowIntf("test_if");
   &PrintIntfPort("-intf test_if -up");
//:End
```

```
        wire
        [1:0]
        PORT_A_0
        ;

        logic
        PORT_B_1
        ;

        wire
        PORT_B_0
        ;

        logic
        [12:0]
        PORT_A_1
        ;

        logic
        RST_N
        ;
```

NOTE: detail usage please refer to sample code, or user guide released later



EMBEDDED FUNCTION – Interface

• Add or modify embedded interfaces

AddIntfByIPX	Read in PXACT file, Parse IPXACT(xml)file for interface and add all of them into embedded list	&AddIntfByIPX("./cfg/simple_spi.xml");
AddIntfByJson	Read in JSON file, parse JSON signal define, add all of then as an interface into embedded list	&AddIntfByJson("MyIntf.json");
AddInffByRTL	Read in RTL file, parse all port, filter with keyword(optional), add as an interface into embedded list	&AddIntfByRTL("MyIntf.v". "MyIntfName", "key_word");
AddIntfBySV	use SystemVerilog code to define interfaces, add all of them into embedded list	&AddIntfBySV(\$sv_code);
AddIntfByHash	Add Perl hash as an interface, into embedded list	&AddIntfByHash(\%MyIntf, "MyIntf", "key_name");
AddIntfByName	Add 1 port into an existing embedded interface	&AddIntfByName("clk *, "input:1", "intf_name");
RmIntfPort	remove a port from an existing embedded interface	&RmIntfPort("clk", "intf_name");

• for 3rd part or inhouse IP integration

PrintIntfPort	Print out an interface as signal list, according to config options	&PrintIntfPort("-intf MyIntf -awd 18 -dwd 32 -pre Testlow-port -master -end ,");
PrintAmbaBus	Print out standard AMBS bus signal list, according to config options	&PrintAmbaBus("-type test_APB3 -awd 18 -dwd 32 -pre Testsuf _End -up -wire -end ,");
ShowIntf	Show and interface into a file as an hash array(for debug)	&ShowIntf("intf_name");



EMBEDDED FUNCTION - IPXACT

ReadIPX	Read in IPXACT file, parse IPXACT(xml) interface info, add all of then io embedded list	&ReadIPX("./cfg/simple_spi.xml");
ShowIPX	Read in IPXACT file, parse IPXACT(xml) interface info, and write interface info into a file for debug	&ShowIPX("./cfg/ipx.xml");
GenIPX	Generate a standard IPXACT file (xml) as what RTL looks like	&GenIPX("my_design", "MyCorp"); On plan but not start

- For 3d part IP integration
- And SOC integration



EXTENDED API

- For inhouse design development
- & IP a/o SOC integration

ClkGen	Generate Clock Generation Module, including MUX, DIV, ICG, with parameters	Basic flow done but need inhouse development
RstGen	Generate Reset Generation Module, with parameters	Basic flow done but need inhouse development
PMUGen	Generate PMU module, with parameters	Basic flow done but need inhouse development
FuseGen	Generate Fuse module, with parameters	Basic flow done but need inhouse development
AsyncIntfGen	Generate Async interface, with or without fifo	Basic flow done but need inhouse development
FifoGen	Generate various fifo design, according to different parameters	Basic flow done but need inhouse development
MemGen	Generate sram design, based on foundary config and input constraints	Basic flow done but need inhouse development

- Need parameter config file as JSON
- And design template file with ePerl (details refer to source code and test file)

EXTEND FUNCTION SAMPLE - FifoGen

This tool has a few extend functions, to generate design module first, then can be used in following RTL code directly, for sample Instance & wire connections. Those functions' usage is very similar, all need 3 inputs, FifoGen as sample:

- 1. Need module name (mod_name);
- 2. Need parameter config file (JSON file);
- Need design template file(design template file);
 - 1. This file in not exposed, need to prepared in tool's dir;
- 2. This file is pure in-house developed logic, nothing to do with this tool Usage:

```
//: &eFunc::FifoGen("Test_SFifo", "./cfg/SFifo.cfg.json");
&Instance Test_SFifo;
//: &eFunc::FifoGen("Test_AFifo", "./cfg/AFifo.cfg.json");
&Instance Test AFifo;
```

Design module generated:



Generated RTL code:

```
est_SFifo u_Test_SFifo (
    .clks (clks ), //|<-i
    .rstn (rstn ), //|<-i
    .rstn_w (rstn_w ), //|<-i
    .rstn_en (rd_en ), //|<-i
    .wr_din (wr_din[DATA_WIDTH-1:0]), //|<-i
    .wr_en (wr_en ), //|<-i
    .empty (empty ), //|>-o
    .full (full ), //|>-o
    .rd_dout (rd_dout[DATA_WIDTH-1:0]) //|>-o
);

.clk_r (clk_r ), //|<-i
    .rstn_w (rstn_w ), //|<-i
    .wr_din (wr_din[DATA_WIDTH-1:0]), //|<-i
    .wr_en (wr_en ), //|<-i
    .wr_en (wr_en ), //|<-i
    .rd_en (rd_en ), //|<-i
    .rd_addr (rd_addr[ADDR_WIDTH-1:0]), //|<-i
    .empty (empty ), //|>-o
    .full (full ), //|>-o
    .ful (dout (rd_dout[DATA_WIDTH-1:0]) //|>-
);
```

parameter config (JSON):

```
"awd" : "4",
  "depth" : "16",
  "dwd" : "64",
  "clk" : "clka",
  "async" : "0",
  "noram" : "",
  "ilatch" : "0",
  "olatch" : "0"
```

design template file:

EXTEND FUNCTION – DESIGN TEMPLATE FILE

This tool's any extended function need at least 1 design template file (how many template file is totally defined by extend function's implementation), these template file use **ePerl** syntax, simple introduction:

- Most code or syntax is **Verilog**, it's more similar to a Verilog RTL file;
- Please use <: &:> when you need variable;
- variable is Perl stye, like \$var, EX: <:\$my_sig:>;
- If you need any control code, please use <: &:> too;
- Control code only support Perl syntax(no Python so far);
- Suggest to use \$VOUT .= but not print in control code;
 - ◆ It's more simple;

```
// default module name is : Clk Gen
odule <:$mod name:>
input wire
                               <:$en:>,
                               <:$clk sel:>,
       wire [5:0]
input wire
                                <:$src1:>,
                               <:$occ clk:>,
input wire
                                TEST EN,
input wire
                               SCAN EN,
output wire
      $OUT .= " // Please add Test OCC CLK Control logic here";
 Please add your implement logic below ,
 Please add any cfg parameter in Cfg.json, and used in code as a variabe of {$var
```



OTHER FUNCTIONS

CallCmd	call Shell/Perl/Python command	&CallCmd("create_design.py -n my_design -d 32 -a 18");
DTIWire	Generate DTI interface as wire signals, name prefix and data width is necessary	&DTIWire("top2me", 512);
DTISlave	Generate DTI interface as slave signals, name prefix and data width is necessary	&DTISlave("top2me", 512);
DTIMaster	Generate DTI interface as master signals, name prefix and data width is necessary	&DTIMaster"top2me", 512);

• For inhouse design development

Thanks PyGear for the name of "DTI"



Verilog is the King

Connection is what you need

Flexibility is really helpful



Thanks NVIDIA for giving me the chance to know how powerful Perl is to run a big ASIC factory;

Thanks NVIDIA's VIVA to let me know how Perl can make Verilog easy, interesting and amazing;

Please note this tool was developed from scratch during the special spring time in Shanghai in 2022;

The things related to NVIDIA are:

- several function names are identical;
- several HDL files of open sourced NVDLA are used to be test source

Please kindly let me know if there is any license issue