野火_ZYNQ7010/20 BTB 核心板_原理图_V1.1

目录


Page 1	目录					
Page 2	历史版本					
Page 3	Block Diagram					
Page 4	PCB叠层					
Page 5	Power IN					
Page 6	BTB Connector					
Page 7	7 Bank0					
Page 8	Page 8 Bank13/Bank34/Bank35					
Page 9	Bank500/Bank501					
Page 10	Bank502					
Page 11	IO_POWER/CORE_POWER					
Page 12	DDR3					
Page 13	eMMC/SPI_FLASH					
Page 14	BOOT					

	东莞野火电子技术有限 https://yehuosm.tmall.o				
Title	野火_ZYNQ7010核心	反_原理图	<u>\$</u>		
Size	Document Number				Rev
A4	目录				V1.1
Date:	Wednesday, July 12, 2023	Sheet	1	of	14


历史版本

版本号	日期	设计	描述
V1.0	2020-10-26	xgh	初始版本
V1.1	2023-06-26	GHS	BTB初始版本

	东莞野火电子技术有限 https://yehuosm.tmall.			
Title	野火_ZYNQ7010核心	板_原理图		
Size	Document Number			Rev
A4	历史版本			V1.1
Date:	Wednesday, July 12, 2023	Sheet 2	of	14
		-		



ebf_xc7z010/020 core board





东莞野火电子技术有限公司
https://yehuosm.tmall.com


Title 野火_ZYNQ7010核心板_原理图


Size A4 Document Number PCB层叠 V1.1


Date: Wednesday, July 12, 2023 Sheet 4 of 14
























Table 6-4: Boot Mode MIO Strapping Pins

Pin-signal / Mode	MIO[8]	MIO[7]	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]		
	VMODE[1]	VMODE[0]	BOOT_MODE[4]	BOOT_MODE[0]	BOOT_MODE[2]	BOOT_MODE[1]	BOOT_MODE[3]		
				Boot Device	es				
JTAG Boot Mode; cascaded is most common ⁽¹⁾				0	0	0	(2)		
NOR Boot ⁽³⁾				0	0	1	JTAG Chain Routing ⁽²⁾		
NAND				0	1	0	0: Cascade mode		
Quad-SPI ⁽³⁾			1	0	0	1: Independent mode			
SD Card			1	1	0				
	950		N	lode for all 3	PLLs	,			
PLL Enabled			0	Hardware waits for PLL to lock, then executes BootROM.					
PLL Bypassed			1	Allows for a wide PS_CLK frequency range.					
			М	IO Bank Volt	age ⁽⁴⁾				
	Bank 1	Bank 0	Voltage Bank 0 includes MIO pins 0 thru 15.						
2.5 V, 3.3 V	0	0	Voltage Bank 1 includes MIO pins 16 thru 53.						
1.8 V	1	1]						

Notes:

- 1. JTAG cascaded mode is most common and is the assumed mode in all the references to JTAG mode except where noted.
- 2. For secure mode, JTAG is not enabled and MIO[2] is ignored.
- 3. The Quad-SPI and NOR boot modes support execute-in-place (this support is always non-secure)
- 4. Voltage Banks 0 and 1 must be set to the same value when an interface spans across these voltage banks. Examples include NOR, 16-bit NAND, and a wide TPIU test port. Other interface configuration may also span the two banks.



东莞野火电子技术有限公司 https://yehuosm.tmall.com 野火_ZYNQ7010核心板_原理图 Document Number BOOT SET V1.1 Date: Wednesday, July 12, 2023 Sheet 14 of 14