Experiment 6


Implementing 8:1 Multiplexer and 2 to 4 Decoder

Multiplexer

Design code and testbench:


```
multipl.vhd × testbenchmultipl.vhd × Untitled 2 ×
C:/Users/student/Desktop/DD/multipl/multipl.srcs/sources_1/new/multipl.vhd
                                                                                                                                                    ×
Q 🕍 🛧 🥕 🐰 🗈 🗈 // 🖩 🔉
                                                                                                                                                   .
                                                                                                                                                    ٨
 1 🗎
20
21
22
23
          use IEEE.STD_LOGIC_1164.ALL;
24
25 🖽
          -- Uncomment the following library declaration if using...
34
          entity multipl is
35
          port (
36
          s: in bit_vector(2 downto 0);
37
          a: in bit vector(7 downto 0);
38
          y: out bit);
39
40 🖨
          end multipl;
42
          architecture Behavioral of multipl is
43
          begin
45
          process(s,a) is
46
47
          y \le (\text{(not } s(0)) \text{ and (not } s(1)) \text{ and (not } s(2)) \text{ and } a(0)) \text{ or } (s(0) \text{ and (not } s(1)) \text{ and (not } s(2)) \text{ and } a(1)) \text{ or ((not } s(0)) \text{ and } s(1))
49 🖨
          end process;
50
51
          end Behavioral;
53
54
56
57
59
 41
            a: in bit_vector(7 downto 0);
 42
            y: out bit);
 43 🖨
            end component;
 44
           signal s : bit_vector (2 downto 0);
 45
            signal a : bit vector (7 downto 0);
 46
           signal y : bit;
 47
48
 49
            DUT: multipl port map (s,a,y);
 51
            s <= "000";
 52
 53
              a <= "00000001";
             wait for 100 ns;
 56
57
              s <= "001";
              a <= "00000010";
              wait for 100 ns;
              s <= "010";
a <= "00000100";
 60
 61
62
              wait for 100 ns;
 65
              s <= "011";
 66
              a <= "00001000";
 67
              wait for 100 ns;
 69
70
71
72
              s <= "100";
               a <= "00010000";
               wait for 100 ns;
 73
74
```

Simulation:





Decoder

Design code and testbench:



Simulation:





Result:- 8:1 Multiplexer and 2 to 4 Decoder has been implemented successfully and their test results are shown above.