Experiment 11

Implementing 16-bit ALU

Design code:


```
testbench.vhd × alu.vhd × Untitled 14* ×
    C:/Users/E22ECEU0002/Desktop/DD/E22ECEU0002 MIDSEM/alu/alu.srcs/sources_1/new/alu.vhd
use IEEE.STD_LOGIC_1164
hase IEEE.NUMBERIC_STD_AI
26 hase IEEE.NUMBERIC_STD_AI
35 bentity alu is
port(
37 sain std_logic_vector(
38 bins std_logic_vector(
40 sout std_logic_vector(
40 sout std_logic_vector(
41 );
42 end alu;
44 defined by the state of 
      0
                                                    use IEEE.NUMERIC STD.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if using...
                                                    port(
a:in std_logic_vector (3 downto 0);
b:in std_logic_vector (3 downto 0);
s:in std_logic_vector (3 downto 0);
b:o:out std_logic_vector(3 downto 0)
);
                                                    architecture Behavioral of alu is
 testbench.vhd × alu.vhd × Untitled 14* ×
 C:/Users/E22ECEU0002/Desktop/DD/E22ECEU0002 MIDSEM/alu/alu.srcs/sources 1/new/alu.vhd
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ×
    \mathsf{Q} \mid \; \sqsubseteq \hspace{-0.7em} \mid \; \leftarrow \; \mid \; \rightarrow \; \mid \; \mathsf{X} \; \mid \; \sqsubseteq \hspace{-0.7em} \mid \; \sqsubseteq \hspace{-0.7em} \mid \; \bigsqcup \hspace{-0.7em} \mid \; \; \bigvee \hspace{-0.7em} \mid \; \; \sqsubseteq \hspace{-0.7em} \mid \; \; \bigcirc
                           •
```

Debarghya Debnath E22ECEU0002 Experiment 11


Testbench:

```
testbench.vhd × alu.vhd × Untitled 14* ×
                                                                                                                                                                                                                                                                 ? 🗆 🖸
C:/Users/E22ECEU0002/Desktop/DD/E22ECEU0002 MIDSEM/alu/alu.srcs/sources_1/new/testbench.vhd
                                                                                                                                                                                                                                                                         \times
Q 🛗 ← → 🐰 🗈 🛍 // 🕮 ♀
                                                                                                                                                                                                                                                                         ø
               port(
a:in std_logic_vector (3 downto 0);
b:in std_logic_vector (3 downto 0);
s:in std_logic_vector (3 downto 0);
o:out std_logic_vector(3 downto 0)
 43
44
45
46
47
49
55
55
55
56
66
66
67
67
70
77
71
72
72
74
                );
end component ;
                signal ain: std_logic_vector(3 downto 0) :="1001";
signal bin: std_logic_vector(3 downto 0) :="1010";
signal sin,outt:std_logic_vector(3 downto 0);
               Degin
DUT : alu port map (ain,bin,sin,outt) ;
process
               begin
               sin<="0001";
               wait for 100ns;
               sin<="0010";
               wait for 100ns;
               wait for 100ns;
               sin<="0100";
               wait for 100ns;
               sin<="1010";
               wait for 100ns;
                sin<="1011";
               wait for 100ns;
                gin<="1101".
```

Simulation:



Debarghya Debnath E22ECEU0002 Experiment 11



Result:- 16 bit ALU has been implemented successfully, and their test results are shown above.