Experiment 10

Implementing JK FLIP FLOP

Design code:

```
jkflip.vhd × testbench.vhd × Untitled 8 ×
C:/Users/E22ECEU0002/Desktop/DD/E22ECEU0002 MIDSEM/jkflip.srcs/sources_1/new/jkflip.vhd
Q 💾 🛧 🥕 🐰 🗉 🛅 // 🔠 🔉
17
          -- Additional Comments:
19 🖨
20
21
          library IEEE;
22
         use IEEE.STD_LOGIC_1164.ALL;
23
24
25 🖨
          -- Uncomment the following library declaration if using
          -- arithmetic functions with Signed or Unsigned values
26
         --use IEEE.NUMERIC_STD.ALL;
27
28
          -- Uncomment the following library declaration if instantiating -- any Xilinx leaf cells in this code.
29
30
          --library UNISIM;
31
          --use UNISIM.VComponents.all;
32
33
34
         entity jkflip is
35
          Port (
36
          j: in std logic;
37
          k: in std logic;
38
          clk: in std logic;
          e: in std logic;
39
40
         q: inout std_logic
41
           );
42
          end jkflip;
43
44
          architecture Behavioral of jkflip is
45
          begin
46
          process(j,k,clk,e)is
47
          begin
48 🖯 🔾
         if (e='0') then
49
          q<='0';
          elsif(rising_edge(clk))then
50
          if (j='l' and k='l')then q<=not q;
51 🖯 🧿
53
           elsif(j='0' and k='0')or(j='0' and k='l')or(j='l' and k='0')then
          q<=(j or (q and(not k)));</pre>
55 (A)
56 (A)
57 (A)
           end if;
          end if;
          end process;
58 📄
          end Behavioral;
```


Debarghya Debnath E22ECEU0002 Experiment 10


testbench:

```
jkflip.vhd
          × testbench.vhd
                           × Untitled 8
C:/Users/E22ECEU0002/Desktop/DD/E22ECEU0002 MIDSEM/jkflip/jkflip.srcs/sources_
          ★ → ¼ □ □ // ■ ♀
          k: in std logic;
 42
 43
          e:in std logic;
 44
          clk:in std logic;
 45
          q:inout std logic);
 46
          end component;
 47
          signal jin, kin, qlout : std logic;
 48
          signal clkin : std logic :='0';
 49
          signal ein : std logic :='l' ;
 50 ;
          signal qout: std logic :='l';
 51
          begin
 52
          DUT: jkflip port map (jin,kin,ein,clkin,qlout);
 53 🖯
          process begin
          for i in 0 to 10 loop
 54
 55
          clkin <= not clkin;
 56
          wait for 10ns;
 57 ;
          clkin<= clkin;
 58
          wait for 10ns;
 59
          end loop;
 60
          end process;
 61
 62 E
          process
 63
          begin
 64
          jin<='1';
 65
 66
          kin<='0';
          ein<='1';
 67
 68
          wait for 30ns;
          jin<='1';
 69
 70
          kin<='0';
 71
          ein<='1';
 72
          wait for 30ns;
 73
          jin<='0';
          kin<='0';
 74
 75
          ein<='1';
 76
          wait for 30ns;
 77
          'jin<='1';
 78
          kin<='1';
 79
       O ein<='1';</pre>
 80
       O wait;
 81
       0
 82 (a) end process:
```

Debarghya Debnath E22ECEU0002 Experiment 10

Simulation:





Result:- jk flip flop has been implemented successfully, and their test results are shown above.