Experiment 13 (Assignment)

Implementing SISO shift register using flip flop

Design code:

```
Project Summary × Schematic × reg.vhd × testb.vhd ×
  C:/Users/debar/reg/reg.srcs/sources_1/new/reg.vhd
   Q | 🕍 | 🛧 | 🥕 | 🐰 | 🛅 | 🖍 | // | 🞟 | 🔉
      1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 \ominus entity reg is
   13 clk: in std logic;
14 d_in: in std_logic;
15 reset iin std_logic;
16 d_out:out std_logic);
17 O end component dflipflop;
18 signal s: std_logic_vec
19 begin
begin up distribution of the state of the st
  C:/Users/debar/reg/reg.srcs/sources_1/new/reg.vhd
   18 signal s : std_logic_vector(3 downto 0);
19 begin
20 u0 :dflipflop port map (clk=>clk,d_in=>d_in,reset=>reset,d_out=>s(0));
21 u1 :dflipflop port map (clk=>clk,d_in=>s(0),reset=>reset,d_out=>s(1));
22 u2 :dflipflop port map (clk=>clk,d_in=>s(1),reset=>reset,d_out=>s(2));
23 u3 :dflipflop port map (clk=>clk,d_in=>s(1),reset=>reset,d_out=>s(3));
                        u3 :dflipflop port map (clk=>clk,d_in=>s(2),reset=>reset,d_out=>s(3));
 25 end behavior;
26 | library IEEE;
27 | use IEEE.STD_LOGIC_1164.all;
28 entity dflipflop is
 29 port(
30 clk:in std_logic;
31 d_in:in std_logic;
32 reset:in std_logic;
33 d_out:out std_logic);
  34 \ominus end dflipflop;
35 \ominus architecture behavior of dflipflop is
   36 begin
   37 ♥ process (d_in,clk,reset) is
  38 | begin
39 | if (reset='1') then
                d_out <= '0';
elsif (rising_edge (clk)) then
d_out <= d_in;
   43 ∩ end if;
   45 end behavior;
```

Debarghya Debnath E22ECEU0002 Experiment 13

Testbench:

C:/Users/debar/reg/reg.srcs/sources_1/new/testb.vhd

```
Q | 🛗 | ← | → | ¾ | 🛅 | 🛍 | 🗙 | // | 🞟 | ♀ |
 1 library IEEE;
2 use IEEE.STD
       use IEEE.STD_LOGIC_1164.ALL;
  4 entity testb is
  7  architecture behavior of testb is
9 port(
10 d_in :in std_]
11 clk :in std_]
12 reset :in std_]
13 d_out :out stc
        d_in :in std_logic;
clk :in std_logic;
reset :in std_logic;
        d_out :out std_logic_vector(3 downto 0)
15 \( \hat{\text{end component;}} \)
17
18
19
20
        signal d_in:std_logic := '0';
signal clk:std_logic := '0';
        signal reset:std_logic := '0';
        signal d_out:std_logic_vector(3 downto 0);
        begin
21 | begin

22 | uut:reg port map (

23 | d_in => d_in,

24 | clk => clk,

25 | reset => reset,


26 | d_out => d_out
       d_in => d_in,
clk => clk,
reset => reset,
d_out => d_out
26
27 🖨
                    ) ;
28
29 process
30 begin
31 clk<='0'
       clk<='0';
```

C:/Users/debar/reg/reg.srcs/sources_1/new/testb.vhd


```
Q | 🛗 | ♠ | → | X | 🛅 | 配 | X | // | Ⅲ | ♀ |
20
      signal d_out:std_logic_vector(3 downto 0);
    begin
22 uut:reg port map (
23 d_in => d_in,
24 | clk => clk,
25 | reset => reset,
26 | d_out => d_out
);
28
29 process
30 | begin
31 | clk<='0';
32 | wait for
     wait for 50 ns ;
33
     clk<='1';
     wait for 50 ns;
35 \( \hightarrow\) end process;
36
37 process
38 begin
39 reset<='1';
40 wait for 100 ns;
41 reset<='0';
     wait for 50 ns;
d_in<='1';
42
43 d_in<='1';
44 wait for 5
45 d_in<='0';
     wait for 50 ns;
46
      wait;
47 \( \hightarrow\) end process;
49 🖨 end behavior;
```

Debarghya Debnath E22ECEU0002 Experiment 13

Simulation:



Schematic:



Result:- SISO Shift register has been implemented successfully using flip-flops, and their test results are shown above.