# **Experiment 12**

# **MOD 16 COUNTER**

#### Design code:


```
Project Summary × contr.vhd × testbench.vhd * ×
C:/Users/debar/contrr/contrr.srcs/sources_1/new/contr.vhd
 ö
  4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                                                                                                                       ^
 6 entity contr is
        Port (
clock:in std_logic;
reset:in std_logic;
count:out std_logic_vector(3 downto 0)
signal temp: std_logic_vector(3 downto 0):= "0000";
 begin
    d0: jkff port map (reset=>reset,clock =>clock, j =>'1',k =>'1',q => temp(0));
    d1: jkff port map (reset=>reset,clock =>temp(0), j =>'1',k =>'1',q => temp(1));
    d2: jkff port map (reset=>reset,clock =>temp(1), j => '1',k =>'1',q => temp(2));
    d3: jkff port map (reset=>reset,clock =>temp(2), j => '1',k =>'1',q => temp(3));
 count <= temp;
) end behavior;
 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.STD LOGIC ARITH.ALL;
 use IEEE.STD LOGIC UNSIGNED.ALL;
entity jkff is
    Port ( j:in STD LOGIC;
          k:in STD LOGIC;
          clock:in STD_LOGIC;
          reset:in STD LOGIC;
          q:out STD_LOGIC
```


## Debarghya Debnath E22ECEU0002 Experiment 12

#### Testbench:-

## Debarghya Debnath E22ECEU0002 Experiment 12

#### Simulation





**result:-** MOD 16 Counter has been implemented successfully and their test results are shown above.