# **Experiment 8**

# Implementing 4-bit adder

## Design code: Structural

```
5 👨
           entity bit_adder is
          Port (
s1,s2,s3,s4,cout:out std_logic;
          a1,a2,a3,a4,b1,b2,b3,b4:in std logic;
cin:in std_logic:='1';
10
          c0,c1,c2:inout std_logic );
11
         end bit_adder;
13
14 👨
          architecture Behavioral of bit_adder is
15
16
           process (a1,a2,a3,a4,b1,b2,b3,b4,cin,c0,c1,c2)
18
           begin
     20
     S2<=a2 xor b2 xor c0;

c1<=(a2 and b2) or (b2 and c0) or (c0 and a2);

s3<=a3 xor b3 xor c1;


c2<=(a3 and b3) or (b3 and c1) or (c1 and a3);

s4<= a4 xor b4 xor c2;
22
23
     O |cout<=(a4 and b4) or (b4 and c2) or (c2 and a4);
27 🖨
           end process;
           end Behavioral;
```

#### Testbench:

```
-- Port ();
35
36 ⊝
        end testbench;
37 1
38 🖨
       architecture Behavioral of testbench is
39 🖯 component bit_adder is
40
        Port (
41
        s1,s2,s3,s4,cout:out std_logic;
       a1,a2,a3,a4,b1,b2,b3,b4:in std logic;
42 1
43
       cin:in std logic:='1';
44
        c0,c1,c2:inout std logic );
45 end component;
46
        signal slout, s2sout, s3out, s4out, cout0, alin, a2in, a3in, a4in, b1in, b2in, b3in, b4in, cin0, c0inout, c1inout, c2inout: std logic;
47
48
       DUT: bit_adder port map( slout, s2sout, s3out, s4out, cout0, a1in, a2in, a3in, a4in, b1in, b2in, b3in, b4in, cin0, c0inout, c1inout, c2inout);
49 process
50 1
        begin
51 | O alin<='1';
52 | O a2in<='1';
53 O a3in<='1';
54 | O a4in<='0';
55 | O blin<='1';
56 O b2in<='1';
57 | O b3in<='0';
58 O b4in<='0';
59 Cin0<='1';
60 | O wait for 10ns;
```

### Simulation:



**Result:-** 4-bit adder has been implemented successfully, and their test results are shown above.