

Experiment 8

Implementing 4-bit adder


Design code: Structural

```
4
5 entity bit_adder is
6   Port (
7     s1,s2,s3,s4,cout:out std_logic;
8     a1,a2,a3,a4,b1,b2,b3,b4:in std_logic;
9     cin:in std_logic:= '1';
10    c0,c1,c2:inout std_logic );
11
12 end bit_adder;
13
14 architecture Behavioral of bit_adder is
15
16 begin
17   process (a1,a2,a3,a4,b1,b2,b3,b4,cin,c0,c1,c2)
18   begin
19     s1<=a1 xor b1 xor cin;
20     c0<=(a1 and b1) or (b1 and cin) or (cin and a1);
21     s2<=a2 xor b2 xor c0;
22     c1<=(a2 and b2) or (b2 and c0) or (c0 and a2);
23     s3<=a3 xor b3 xor c1;
24     c2<=(a3 and b3) or (b3 and c1) or (c1 and a3);
25     s4<=a4 xor b4 xor c2;
26     cout<=(a4 and b4) or (b4 and c2) or (c2 and a4);
27   end process;
28
29 end Behavioral;
```

Testbench:

```
35 -- Port ( );
36 end testbench;
37
38 architecture Behavioral of testbench is
39 component bit_adder
40   Port (
41     s1,s2,s3,s4,cout:out std_logic;
42     a1,a2,a3,a4,b1,b2,b3,b4:in std_logic;
43     cin:in std_logic:= '1';
44     c0,c1,c2:inout std_logic );
45 end component ;
46 signal s1out,s2sout,s3out,s4out,cout0,a1in,a2in,a3in,a4in,b1in,b2in,b3in,b4in,cin0,c0inout,c1inout,c2inout:std_logic;
47 begin
48   DUT: bit_adder port map( s1out,s2sout,s3out,s4out,cout0,a1in,a2in,a3in,a4in,b1in,b2in,b3in,b4in,cin0,c0inout,c1inout,c2inout);
49   process
50   begin
51     a1in<='1';
52     a2in<='1';
53     a3in<='1';
54     a4in<='0';
55     b1in<='1';
56     b2in<='1';
57     b3in<='0';
58     b4in<='0';
59     cin0<='1';
60     wait for 10ns;
61
```

Simulation:



Result:- 4-bit adder has been implemented successfully, and their test results are shown above.