Experiment 7

Implementing 3-bit comparator

Design code: Structural

Design code: behavioral


```
compa.vhd × testbenchcomp.vhd × Untitled 2 ×
C:/Users/student/Desktop/DD/compa/compa.srcs/sources_1/new/compa.vhd
Q 📓 🛧 🥕 🐰 📵 🛍 // 📵 🛇
                                                                                                                                                                                  o
25
            -- Uncomment the following library declaration if using ...
33 :
34 (=)
35 :
36 :
37 :
            entity compa is
           entity compa is
port(
a: in std_logic_vector (2 downto 0);
b: in std_logic_vector (2 downto 0);
ab: out std_logic;
ab: out std_logic;
bla: out std_logic;
end compa;
architecture Behavioral of compa is
            begin
            if(a=b) then ab<='1';
             alb<='0':
            'elsif (a>b) then
            alb<='1';
ab<='0';
            bla<='0';
             elsif (b>a) then
            bla<='1';
            alb<='0';
ab<='0';
            end if ;
            end process ;
             end Behavioral;
```

Debarghya Debnath E22ECEU0002 Experiment 7

Testbench:

```
compa.vhd × testbenchcomp.vhd × Untitled 1 ×
                                                                                                                                                 ? 🗆 🖸
 C://Users/student/Desktop/DD/compa/compa.srcs/sources_1/new/testbenchcomp.vhd
                                                                                                                                                      X
 Q 🔡 ♠ → 🐰 📵 🛍 // 🕮 ♀
                                                                                                                                                      0
 38 <del>|</del>
39 <del>|</del>
40 <del>|</del>
           architecture Behavioral of testbenchcomp is
           component compa is
           port (
 41
           a: in std_logic_vector (2 downto 0);
 42
43
           b: in std_logic_vector (2 downto 0);
           ab: out std logic ;
 44
           alb: out std logic;
 45 :
46 (A)
47 :
48 :
           bla: out std logic);
           end component ;
           signal a_in , b_in : std_logic_vector(2 downto 0);
           signal ab_out,alb_out,bla_out: std_logic;
 49
           begin
 50 ;
51 🖨
            DUT: compa port map (a_in,b_in,ab_out,alb_out,bla_out);
           process is
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
67
68
68
            a_in <="001";
           b_in <="001";
           wait for 100 ns;
           a_in <="001";
           b_in <="010";
           wait for 100 ns;
           a_in <= "010";
           b_in <= "001";
            wait;
           end process ;
           end Rehavioral.
```

Simulation:



Result:- 3-bit comparator implemented successfully, and their test results are shown above.