

# Experiment 12

## MOD 16 COUNTER

Design code:

```
Project Summary x contr.vhd x testbench.vhd * x
C:/Users/debar/contr/contr.srscs/sources_1/new/contr.vhd

4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity contr is
7     Port (
8         clock:in std_logic;
9         reset:in std_logic;
10        count:out std_logic_vector(3 downto 0)
11    );
12 end contr;
13
14 architecture behavior of contr is
15     component jkff
16         PORT( clock:in std_logic;
17             reset: in std_logic;
18             j:in std_logic;
19             k:in std_logic;
20             q:out std_logic
21         );
22     end component;
23
24     signal temp: std_logic_vector(3 downto 0):= "0000";
25
26 begin
27     d0: jkff port map (reset=>reset,clock =>clock, j =>'1',k =>'1',q => temp(0));
28     signal temp: std_logic_vector(3 downto 0):= "0000";
29
30     begin
31         d0: jkff port map (reset=>reset,clock =>clock, j =>'1',k =>'1',q => temp(0));
32         d1: jkff port map (reset=>reset,clock =>temp(0), j =>'1',k =>'1',q => temp(1));
33         d2: jkff port map (reset=>reset,clock =>temp(1), j => '1',k =>'1',q => temp(2));
34         d3: jkff port map (reset=>reset,clock =>temp(2), j => '1',k =>'1',q => temp(3));
35
36         count <= temp;
37     ) end behavior;
38
39     library IEEE;
40     use IEEE.STD_LOGIC_1164.ALL;
41     use IEEE.STD_LOGIC_ARITH.ALL;
42     use IEEE.STD_LOGIC_UNSIGNED.ALL;
43
44 ) entity jkff is
45     Port ( j:in STD_LOGIC;
46         k:in STD_LOGIC;
47         clock:in STD_LOGIC;
48         reset:in STD_LOGIC;
49         q:out STD_LOGIC
50     );
51 end jkff;
```

## Debaghya Debnath E22ECEU0002

### Experiment 12

C:/Users/debar/contr/contr.srcs/sources\_1/new/contr.vhd



```
41         k:in STD_LOGIC;
42         clock:in STD_LOGIC;
43         reset:in STD_LOGIC;
44         q:out STD_LOGIC
45     );
46 end jkff;
47
48 architecture behavior of jkff is
49     signal jk: std_logic_vector(1 downto 0):="00";
50     signal qs: std_logic:='0';
51
52     begin
53         jk<=j & k;
54
55         process (reset, clock)
56         begin
57             if reset='1' then
58                 qs<='0';
59             elsif rising_edge(clock) then
60                 case jk is
61                     when "00" =>qs<= qs;
62                     when "01" =>qs<= '0';
63                     when "10" =>qs<= '1';
64                     when others =>qs<= not qs;
65                 end case;
66             end if;
67         end process;
68
69         q<=qs;
70 end behavior;
71
```

### Testbench:-

C:/Users/debar/contr/contr.srcs/sources\_1/new/testbench.vhd

```
7 end testbench;
8
9 architecture behavior OF testbench is
10 component contr
11     PORT(
12         clock:in std_logic;
13         reset:in std_logic;
14         count:out std_logic_vector(3 downto 0)
15     );
16 end component;
17
18 signal clock:std_logic := '0';
19 signal reset:std_logic := '0';
20 signal count:std_logic_vector(3 downto 0);
21
22 begin
23     uut: contr PORT MAP (
24         clock=>clock,
25         reset =>reset,
26         count => count
27     );
28
29     process
30     begin
31         wait for 5ns;
32         clock <= not clock;
33     end process;
34
35     process
36     begin
37         reset<='1';
38         wait for 70ns;
39         reset<= not reset;
40     end process;
41
```

### Simulation



**result:-** MOD 16 Counter has been implemented successfully and their test results are shown above.