


Experiment 9


Implementing D-Flip flop

Design code:





```
1 20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using...
26
27 entity dflip is
28 port(
29   d:in std_logic;
30   e:in std_logic;
31   clk:in std_logic;
32   ql:out std_logic;
33   q:inout std_logic;
34 end dflip;
35
36 Architecture Behavioral of dflip is
37 begin
38   process(d,e,clk,q) is
39   begin
40     if e='0' then q<='0';
41     elsif rising_edge(clk) then
42       q<=d;
43       ql<= not q;
44     end if;
45   end process;
46 end Behavioral;
```

Testbench:



```
40 port(
41   d:in std_logic;
42   e:in std_logic;
43   clk:in std_logic;
44   ql:out std_logic;
45   q:inout std_logic);
46 end component;
47 signal din,qlout,qout : std_logic;
48 signal clkkin : std_logic := '0';
49 signal ein : std_logic := '1';
50 begin
51   uut: dflip port map (din,ein,clkkin,qlout,qout);
52   process begin
53     for i in 0 to 10 loop
54       clkkin <= not clkkin;
55       wait for 10ns;
56       clkkin<= clkkin;
57       wait for 10ns;
58     end loop;
59   end process;
60
61   process
62   begin
63     din<='0';
64     ein<='1';
65     wait for 30ns;
66     din<='1';
67     ein<='1';
68     wait;
69   end process;
```

Simulation:



Result:- D-flip flop has been implemented successfully, and their test results are shown above.