

Lab 5 Out-of-order Pipeline Design with Scoreboard

Computer Architecture Experiment of ZheJiang University

DDL: 2022.12.21 23:59

1 Experiment Purpose

- Understand the algorithm of Scoreboard
- Understand out-of-order execution of processor
- Implement the pipeline with out-of-order execution of multi-cycle operation

2 Experiment Environment

- **HDL:** Verilog
- **IDE:** Vivado
- **Board:** NEXYS A7 (XC7A100T-1CSG324C) or Sword 4.0 (XC7K325T-2FFG676)

3 Experiment Methodology

3.1 Scoreboard

The algorithm of scoreboard could be applied to the pipeline intend for out-of-order execution of the instructions, which is a effective way to improve the CPI of processor. We can divide the pipeline using scoreboard into 5 stages.

1. **Instruction Fetch:** Fetch instructions from memory.
2. **Issue:** If a functional unit for the instruction is free and no other active instruction has the same destination register, the scoreboard issues the instruction to the functional unit and updates its internal data structure. This step replaces a portion of the ID step in the in-order pipeline. By ensuring that no other active functional unit wants to write its result into the destination register, we guarantee that WAW hazards cannot be present. If a structural or WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared. When the issue stage stalls, it causes the buffer between instruction fetch and issue to fill; if the buffer is a single entry, instruction fetch stalls immediately. If the buffer is a queue with multiple instructions, it stalls when the queue fills.
3. **Read Operands:** The scoreboard monitors the availability of the source operands. A source operand is available if no earlier issued active instruction is going to write it. When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order. This step, together with issue, completes the function of the ID step in the simple in-order pipeline.
4. **Execution:** The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution. This step replaces the EX step in the in-order pipeline and takes multiple cycles in the pipeline.
5. **Write Back:** Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards and stalls the completing instruction, if necessary. In general, then, a completing instruction cannot be allowed to write its results when:

- There is an instruction that has not read its operands that precedes (i.e., in order of issue) the completing instruction, **and**
- One of the operands is the same register as the result of the completing instruction.

If this WAR hazard does not exist, or when it clears, the scoreboard tells the functional unit to store its result to the destination register. This step replaces the WB step in the simple in-order pipeline.

3.2 Pipeline

The datapath is illustrated in Figure 1.




Figure 1: Datapath

4 Experiment Task

1. Implement the algorithm of scoreboard, and incorporate it into pipeline.
2. Pass the simulation test and fpga verification.

5 Experiment Procedure

1. To avoid compatibility issues, you need to generate two IPs by yourself.
 - We need a divider and a multiplier in this lab

- First, open the "IP Catalog" from the left navigation bar
- Then, search "multiplier" and select the "Multiplier" from "Math Functions"

Search: Q- multiplier (4 matches)

Name	AXI4	Status	License	VLNV
Vivado Repository				
Digital Signal Processing				
Building Blocks				
Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip:cmpy:6.0
Math Functions				
Multipliers				
Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip:cmpy:6.0
Multiplier		Production	Included	xilinx.com:ip:mult_gen:12.0

- Customize "Basic" as follows

Customize IP

Multiplier (12.0)

Documentation IP Location Switch to Defaults

IP Symbol Information

Show disabled ports

CLK
A[31:0]
B[31:0] P[63:0]
CE
SCLR

Component Name: multiplier

Basic Output and Control

Multiplier Type

☒ Parallel Multiplier ☐ Constant Coefficient Multiplier

Input Options

P = A * B

Data Type: Signed Signed

Width: 32 32

Range: 2..64 Range: 2..64

Multiplier Construction: Use LUTs

Optimization Options: Speed Optimized

Area: The multiplier will be optimized to reduce slice logic and overall area
Speed: The multiplier will be optimized for performance

OK Cancel

- Customize "Output and Control" as follows

Customize IP

Multiplier (12.0)

Documentation IP Location Switch to Defaults

IP Symbol Information

Show disabled ports

CLK
A[31:0]
B[31:0] P[63:0]
CE
SCLR

Component Name: multiplier

Basic **Output and Control**

Output Product Range

☐ Use Custom Output Width

Output MSB: 63 [0 - 127]

Output LSB: 0 [0 - 63]

Output product width (max, min) = (63, 0)

☐ Use Symmetric Rounding

Pipelining and Control Signals


Pipeline Stages: 5 Optimum pipeline stages: 5

☐ Clock Enable ☐ Synchronous Clear

Synchronous Controls and Clock Enable(CE) Priority: SCLR Overrides CE

OK Cancel

- Remember to set the **Component Name** as "multiplier"
- Finally, search "divider" and select the "**Divider Generator**" from "Math Functions"
- Customize "Channel Settings" as follows



- Remember to set the **Component Name** as "divider"
2. Complete the scoreboard in the given framework, i.e. fill the code in **CtrlUnit.v**.
 3. Integrate your CPU into SOC, and pass the simulation test and fpga verification.
 4. This time you can also use UART+MobaXterm to debug on NEXYS A7, the output will be as follows, where WB_ADDR refers to the register to be updated at WB stage, WB_DATA refers to the value that will be written to it.

```

x01=0x00000000 x02=0x00000000 x03=0x00000000 x04=0x00000000
x05=0x00000000 x06=0x00000000 x07=0x00000000 x08=0x00000000
x09=0x00000000 x10=0x00000000 x11=0x00000000 x12=0x00000000
x13=0x00000000 x14=0x00000000 x15=0x00000000 x16=0x00000000
x17=0x00000000 x18=0x00000000 x19=0x00000000 x20=0x00000000
x21=0x00000000 x22=0x00000000 x23=0x00000000 x24=0x00000000
x25=0x00000000 x26=0x00000000 x27=0x00000000 x28=0x00000000
x29=0x00000000 x30=0x00000000 x31=0x00000000 WB_ADDR=0x00000000
WB_DATA=0x00000000 CLK_CNT=0x00000001

```

6 Note

1. Descriptions of instructions and data to be test can be found in "ref" directory
2. You can refer to "ref/sim_ref" directory for simulation results
3. If your vivado fails to identify the new added IPs, try restarting
4. Macros in CtrlUnit.v can be found in CtrlDefine.vh
5. Since only one register can be written per beat, you need to pay attention to the case that multiple functional units complete execution at the same time

7 Questions

1. Why doesn't scoreboard use forwarding?
2. If we use a branch predictor, can we just let the CPU execute the predicted instructions?
What if the prediction is wrong?
3. Point out where the out-of-order occurs based on simulation waveform.
4. Analyze the pros and cons of scoreboard.

Note: Write your answer in your lab report!