

# **DDCO MINI PROJECT-PHASE 2**

**GROUP NO:11** 

TITLE: DESIGN AND IMPLEMENT A SEQUENCE GENERATOR

## **GROUP MEMBERS NAME:**

NANDANA MATHEW PES2UG23CS913

PREKSHA KAMALESH PES2UG23CS902

NAVYA SHREE SP PES2UG23CS374

MONISHA SHARMA PES2UG23CS906


#### **ABSTRACT:**

A 4-bit sequence generator using D flip-flops is a sequential digital circuit designed to generate a binary counting sequence from 0000 to 1111 (0 to 15 in decimal) in synchronization with a clock signal. The circuit uses four D flip-flops, where each flip-flop represents one bit of the binary sequence. The D flip-flops are arranged in a chain to form a binary counter, with the output of one flip-flop connected to the input of the next.

The circuit is driven by a clock signal that triggers state changes on each rising edge, making the output increment by 1 with each clock pulse. A reset signal is used to initialize the flip-flops and set the output to 0000, ensuring the counter starts from the beginning of the sequence. As the clock progresses, the circuit produces a continuous binary count, which can be used in applications like timers, counters, or sequence detection.

This design is fundamental in digital electronics, providing a basic yet versatile method for generating binary sequences. The simplicity and efficiency of D flip-flops make this approach ideal for implementing small-scale binary counters, often used in microcontrollers, digital clocks, and other timing-related circuits.

## **CIRCUIT:**



## Code:

#### sequence generator.v

```
module sequence_generator (
   input wire clk,
   input wire reset,
   output reg [3:0] count
);
   always @(posedge clk or posedge reset) begin
     if (reset) begin
        count <= 4'b0000;
   end else begin
        count <= count + 1;
   end
   end
end</pre>
```


### tb sequence generator.v


```
`timescale 1ns / 1ps
module tb_sequence_generator;


reg clk;
reg reset;
wire [3:0] count;
sequence_generator uut (
    .clk(clk),
    .reset(reset),
    .count(count)
);
initial begin
    clk = 0;
forever #5 clk = ~clk;
end
```


endmodule

# **OUTPUT:**









## **Disclaimer:**

The programs and output submitted are duly written, verified and executed by us.

We have not copied from any of our peers nor from external resources such as the internet. If found plagiarized, we will abide with the disciplinary action of the University.

Signature: monisha

Name: Monisha Sharma

SRN: PES2UG23CS906

Section: F

Date: 04/11/2024

Signature: preksha

Name: Preksha Kamalesh

SRN: PES2UG23CS902

Section: F

Date: 04/11/2024

Signature: nandana

Name: Nandana Mathew

SRN: PES2UG23CS913

Section: F

Date: 04/11/2024

Signature: navyashree

Name: Navyashree SP

SRN: PES2UG23CS374

Section: F

Date: 04/11/2024

