

① 200B in bf16. 32 TPU v4p. HBM  $\rightarrow$  systolic array  
 $1.2 \times 10^{12}$  B/s

$$\# \text{ bytes} = 2 \cdot 200 \times 9 = 400 \times 9 \text{ bytes}$$

$$\text{split} = \frac{400 \times 9}{32} = 1.25 \times 10 \text{ per chip}$$

$$\text{time} = \frac{1.25 \times 10 \text{ bytes}}{1.2 \times 10^{12} \text{ bytes/s}} \approx 0.015 = 10 \text{ ms}$$

② • TPU v5e pool  $16 \times 16$  single host for 8 TPU ( $4 \times 2$ )

$$\# \text{ host} = \frac{16 \cdot 16}{8} = 32 \quad \# \text{ cores} = 1 \text{ per chip} = 256$$

$$\# \text{ FLOPs}_{\text{pool}} = 1.97 \times 10^{14} \cdot 256 = 5.0432 \times 10^{16} \text{ FLOPs/s}$$

$$\text{total HBM} = 16 \cdot 256 = 4096 \text{ GB}$$

• TPU v5p pool  $16 \times 20 \times 28$  1 host for ( $2 \times 2 \times 1$ )

$$\# \text{ host} = \frac{16 \cdot 20 \cdot 28}{4} = 2240 \quad \# \text{ cores} = 2 \text{ per chip} = 17920$$

$$\# \text{ FLOPs}_{\text{pool}} = 4.59 \times 10^{14} \cdot 8960 = 4.11264 \times 10^{18} \text{ FLOPs/s}$$

$$\text{total HBM} = 8960 \cdot 96 = 860160 \text{ GB}$$

(3)  $A \sim b_{f16}[D, F] \times n_{b_{f16}}[B, D]$  in host DRAM  
 TPU v6e.  $B \ll D$ ,  $F = 40$  PCIe BW =  $1.6 \times 10^4$  B/s

$$\# \text{ bytes} = 2(D \cdot F + B \cdot D + BF)$$

$$T_{\text{math}} = \frac{2BDF}{9.18 \times 10^4} > T_{\text{comm}} = \frac{2(DF + BD + BF)}{1.6 \times 10^4} \text{ s}$$

↓

$$\frac{8BD^2}{9.18 \times 10^4} > \frac{8D^2 + 10BD}{1.6 \times 10^4} \rightarrow \text{we } B \ll D$$

↓

$$B > \frac{9.18 \times 10^4}{1.6 \times 10^4} \approx 57375 \quad \text{interiority of v6e with respect to PCIe.}$$

(4)  $A \sim \text{int8}[16384, 4096] \times n_{\text{int8}}[B, 4096]$  TPU v5e

$$\# \text{ bytes} = 67108864 + 20480B$$

VMEM 128 MiB

VMEM BW 22. HBM BW

(check the plots in 4. if you want)

(1) Even though we can load all in the VMEM, we still pay the full price if we need to do just 1 matmul.

$$T_{\text{math}} = \frac{B \cdot 134217728}{3.93 \times 10^4}$$

$$T_{\text{comm}} = \frac{67108864 + 20480B}{8 \times 10^4} \quad \text{load to VMEM}$$

$$T_{\text{lower}} = \max(T_{\text{math}}, T_{\text{comm}}) \quad (\text{assuming max overlap between load and compute})$$

$$\frac{B \cdot 134217728}{3.93 \times 10^4} > \frac{67108864 + 20480B}{8 \times 10^4}$$

$$B = 266$$

② If the data are in VMEM, the BW is 22 times greater.

$$B = 12$$

⑤ V5e 4x4 slice bf 16 [8, 128, 8192] [0,0] → [3,3]  
per hop latency 1 μs.  $|CI| = 4.5 \times 10^9$  bytes/s

① We have 6 hops to the first byte in after 6 μs.

$$\textcircled{2} \# \text{ bytes} = 8 \cdot 128 \cdot 8192 \cdot 2 = 16777216 \approx 1.7 \times 7$$

We can split the # bytes in 2 to be sent using 2 comm ports.

$$2 \cdot 4.5 \times 10^9 = 9 \times 10^9$$

$$T_{\text{comm}} = \frac{1.7 \times 7}{9 \times 10^9} = 189 \mu\text{s}$$

$$\text{Total time } 189 + 6 = 195 \mu\text{s}$$

⑥  $A \sim i8 [128 \cdot 1024, 128 \cdot 1024]$  shared really a TPU v5e 4x4, offloaded to host DRAM on each chip. Copy A to TPU [0,0] and mul by  $x \sim \text{bf } 16 [8, 128 \cdot 1024]$ . 2 hosts  $H_1$   $H_2$   $|CI| =$

$$PCIe = 1.6 \times 10^9 \text{ bytes/s}$$

$$DCN = 6.25 \times 10^9 \text{ bytes/s}$$

$$\# \text{ bytes } A = 128 \cdot 1024 \cdot 128 \cdot 1024 = 17179869184 \approx 1.72 \times 10^{10} \text{ bytes}$$

$$\# \text{ bytes } X = 2 \cdot 8 \cdot 128 \cdot 1024 = 2097152 \approx 2.1 \times 10^6 \text{ bytes}$$

① These bytes are in the 2 hosts DRAM. The 2 hosts communicate through DCN, while host  $\rightarrow$  slice is in PCIe. To load everything in  $T[0,0]$ , we first send  $\frac{1.72 \times 10^{10}}{2}$  from  $H_2$  to  $H_1$ .

$$T_{\text{comm } H_2 \rightarrow H_1}(A/2) = \frac{1.72 \times 10^{10} / 2}{6.25 \times 10^9} = 1.4 \text{ s}$$

$$T_{\text{comm } H \rightarrow T[0,0]}(A) = \frac{1.72 \times 10^{10}}{1.6 \times 10^9} = 1.1 \text{ s}$$

② Another approach is to load  $A$  to each corresponding slice and then use ICI to transfer everything to  $T[0,0]$ . This avoids DCN.

$$T_{\text{comm } H_i \rightarrow T}(A/2) = \frac{1.72 \times 10^{10} / 2 / 8}{1.6 \times 10^9} = 0.07 \text{ s}$$

One portion of  $A$  is already in  $T[0,0]$  with this method, so we need to transfer the other 15.

$$T_{\text{comm } ICI} = \frac{1.72 \times 10^{10} - \left( \frac{1.72 \times 10^{10}}{16} \right)}{10^9} = 0.179 \text{ s}$$

(exercise 5)

This second method is better.

$$T_{comm_{HBM \rightarrow VMEM}} = \frac{1.72 \times 10 + 2.16 \times 10^6}{8.2 \times 10^9} = 0.021 \text{ s}$$

$\rightarrow x$  is small  
can be ignored

$$T_{math} = \frac{2.8 \cdot (128 \cdot 10^24) (128 \cdot 10^24)}{1.97 \times 10^{14}} = 0.001 \text{ s}$$

We can take as an upper bound (meaning no overlap of mem fetch and computation)  
the sum of all the times:

$$0.07 + 0.179 + 0.021 + 0.001 = 0.271 \text{ s}$$