

Summary


- Worked on novel methodologies for 3D-IC block level design and signoff
 - Fine-Pitch 3D integration with Hybrid bonding on HPC SoC (April 2021 PTW J107) and AI SoC (April 2022 PTW D116)
- Evaluation of Backside PDN for High-Performance Computing
 - Block-level Evaluation and Optimization of Backside PDN for High-Performance Computing at the A14 node | IEEE Conference Publication | IEEE Xplore
- PPA comparison at SoC level with different CMOS technologies and DTCO/STCO scaling boosters
 - Nanosheet and Forksheet width modulation (October 2021 PTW –Y112)
 - Backside signal routing (April 2021 PTW Y106)
- Computer architecture and system modeling and exploration
 - <u>SST Simulator</u>, Cadence Helium
- Several supervised PhD and Master student projects
 - Application-Aware SoC optimization
 - Chiplets-based SoC cost model (VLSI 2024 submitted)
- RTL Logic design for a compute block (current project)




Examples of developed design methodologies for 3D ICs

All built within commercial EDA tools






Methodologies application on a memory-dominated SoC for Al



Application-Aware SoC Optimization

Proposed project, ongoing with 2nd back-to-back student



Co-Optimization options

- Optimize Fplan to reduce M2 utilization
- Adjust Icache capacity for area reduction



Representative Matrix-Matrix multiplication workload and RTL simulation

