

# Bare Demo of IEEEtran.cls for IEEE Journals

Michael Shell, *Member, IEEE*, John Doe, *Fellow, OSA*, and Jane Doe, *Life Fellow, IEEE*

**Abstract**—The abstract goes here.

**Index Terms**—IEEE, IEEEtran, journal, L<sup>A</sup>T<sub>E</sub>X, paper, template.

## I. INTRODUCTION

THIS standard CMOS scaling is approaching its technological limits, and 3D integration is considered one of its most promising alternatives [1]. With respect to a standard 2D design, die stacking is expected to reduce overall wire length, thus bringing power, performance and area (PPA) improvements [2]. Stacked 3D-ICs can be manufactured using different process technologies, with the most common being Through Silicon Vias (TSV). However, a tighter pitch of 3D interconnects is required to further boost these advantages. This can be achieved with Face-to-Face (F2F) bonded 3D-ICs. Leveraging the Hybrid Bonding (HB) process [3], 3D system integration with CuPads pitch below 1  $\mu$ m can be achieved [4]. Subsequently, fine-grain functional system partitioning with no area overhead for Die-to-Die connectivity is enabled, yielding better wire length savings and associated benefits. Despite the progress in the processing technology, the power delivery for 3D-ICs is still known to be a complex problem [5], concerning both the inter-die and on-die power delivery. While these issues are shared among all types of 3D-ICs, more options for power delivery are available for more mature integration solutions. In fact, in typical designs, TSVs are used to connect the two dies, and they can be used also for power and ground (P/G) nets [6], at the expenses of the die area. Leveraging the fine pitch of 3D interconnect that is achieved by HB, stacking the dies F2F is a potential solution to the inter-die power delivery issue, as the same bonding pads used for signals can be used to deliver power to the die on the top with no area overhead. These improvements can be further boosted by minimizing also the impact of the on-die PDN. This can be obtained by combining two innovative process technologies: Buried Power Rail (BPR) and Backside PDN (BS-PDN) [7] [8]. Both solutions have already proved very promising in a standard 2D design, but have yet to be implemented in a 3D scenario. In fact, a full PDN specifically designed for 3D F2F stacked ICs has not been designed nor assessed from the IR-drop perspective. One example is mentioned in [9]; however only the impact of the metal resources is analyzed

and as a means to illustrate the benefit of another type of 3D integration. This work aims at bridging these gaps by proposing a flexible 3D-PDN design for F2F bonded IC, including backside processing and a 3D aware rail analysis flow to assess its performance. demo file is intended to serve as a “starter file” for IEEE journal papers produced under L<sup>A</sup>T<sub>E</sub>X using IEEEtran.cls version 1.8b and later. I wish you the best of success.

mds  
August 26, 2015

## A. Subsection Heading Here

Subsection text here.

1) Subsubsection Heading Here: Subsubsection text here.

## II. CONCLUSION

The conclusion goes here.

## APPENDIX A

### PROOF OF THE FIRST ZONKLAR EQUATION

Appendix one text goes here.

## APPENDIX B

Appendix two text goes here.

## ACKNOWLEDGMENT

The authors would like to thank...

## REFERENCES

- [1] E. Beyne, “3d system integration technologies,” in *International Symposium on VLSI Technology, Systems, and Applications*. IEEE, 2006, pp. 1–9.
- [2] B. Black *et al.*, “Die stacking (3d) microarchitecture,” in *Proc. MICRO*. IEEE, 2006, pp. 469–479.
- [3] G. Katti *et al.*, “3d stacked ics using cu tsvs and die to wafer hybrid collective bonding,” in *Proc. IEDM*. IEEE, 2009, pp. 1–4.
- [4] L. Peng *et al.*, “Advances in sion-sion bonding with high accuracy wafer-to-wafer (w2w) stacking technology,” in *Proc. IITC*, Santa Clara, CA, USA, Jun. 2018.
- [5] K. Chang, A. Koneru, K. Chakrabarty, and S. K. Lim, “Design automation and testing of monolithic 3d ics: Opportunities, challenges, and solutions,” in *Proc. IITC 2017*, Irvine, CA, USA, Nov. 2017.
- [6] P. Singh *et al.*, “Power delivery network design and optimization for 3d stacked die designs,” in *Proc. 3DIC*, Munich, Germany, Nov. 2010.
- [7] J. Ryckaert *et al.*, “Enabling sub-5nm cmos technology scaling thinner and taller!” in *Proc. 2019 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2019.
- [8] M. O. Hossen, B. Chava, G. V. der Plas, and E. Beyne, “Power delivery network (pdn) modeling for backside-pdn configurations with buried power rails and jtsvs,” *IEEE Trans. Electron Devices*, vol. 67, pp. 11–17, Jan. 2020.
- [9] S. K. Samal, K. Samadi, P. Kamal, Y. Du, and S. K. Lim, “Full chip impact study of power delivery network designs in gate-level monolithic 3-d ics,” *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 36, pp. 992 – 1003, Jun. 2017.

M. Shell was with the Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, 30332 USA e-mail: (see <http://www.michaelshell.org/contact.html>).

J. Doe and J. Doe are with Anonymous University.

Manuscript received April 19, 2005; revised August 26, 2015.



**Michael Shell** Biography text here.

**John Doe** Biography text here.

**Jane Doe** Biography text here.