		UAL co	ode									Bi	ts				Fla	ags			
Description	construction		perande	es	15	14	13	12	11	10	9		7 6	5 4 3	2 1 0	С	V	N	Z		
Logical S hiftLeft	LSL S	<rd>,</rd>		# <imm5></imm5>			0	0				nm:		Rm	Rd	Х		Х	х		
LogicalShiftRight	LSR S	<rd>,</rd>		# <imm5></imm5>	0	0	0	0	1			nm:		Rm	Rd	Х		Х	Х		
ArithmeticShiftRight	ASR S	<rd>,</rd>	,	# <imm5></imm5>		0					in	nm:	5	Rm	Rd	Х		Х	х		
Shift.add.sub.mov		,	,		_		_														
Add register	ADD S	<rd>,</rd>	<rn>,</rn>	<rm></rm>	0	0	0	1	1	0	0	F	Rm	Rn	Rd	Х	Х	Х	Х		
Sub stract register	SUB S	<rd>,</rd>	<rn>,</rn>	<rm></rm>	0	-	0	1	-		1	F	Rm	Rn	Rd	Х	Х	Х	Х		
Add 3-bit immediate	ADD S	<rd>,</rd>	<rn>,</rn>	<#imm3>	-		0	1	\vdash	-	0	in	nm3	Rn	Rd	Х	Х	Х	Х		
Sub stract 3-bit	7.22	,	,	4,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					Ė		Ť					~		^			
immediate	SUB S	<rd>,</rd>	<rn>,</rn>	<#imm3>	0	0	0	1	1	1	1	in	nm3	Rn	Rd	Χ	Х	Х	Х		
Move	MOV S	<rd>,</rd>	# <imm8></imm8>		0	0	4	0	۸		Rd			imm8				.,	x		
Wove	IVIOV	<1 tu>,	#		U	U	_	U	U		iu			11111110				Х	^		
Compare Immediate	CMP	<rd>,</rd>	<imm8></imm8>		0	0	1	0	1	F	Rd			imm8		Х	х	х	х		
	400.0	.Dd.	. #		•	•	,	,	•	-	Rd										
Add Immediate	ADD S	<rd>,</rd>	<imm8> #</imm8>		0	0	1	1	0	1	٦u			imm8		Х	Х	Х	Х		
Sub Immediate	SUB S	<rd>,</rd>			0	0	1	1	1	F	Rd			imm8		Х	х	Х	х		
Data processing											0	рс	ode								
Bitwise AND	AND S	<rdn>,</rdn>	<rm></rm>		0	1	0	0	0	0	_		0 0	Rm	Rdn	0		Х	х		-
Exclusive OR	EOR S	<rdn>,</rdn>	<rm></rm>		0			0					0 1	Rm	Rdn	0		Х	х		
LogicalShiftLeft	LSL S	<rdn>,</rdn>	<rm></rm>		0					0			1 0	Rm	Rdn	Х		Х	Х		
LogicalShiftRight	LSR S	<rdn>,</rdn>	<rm></rm>		0		0			0		0	1 1	Rm	Rdn	Х		Х	х		
ArithmeticShiftRight	ASR S	<rdn>,</rdn>	<rm></rm>				0	-			0	_	0 0	Rm	Rdn	Х		Х	Х		
Add with Carry	ADD S	<rdn>,</rdn>	<rm></rm>		0					0		_	0 1	Rm	Rdn	Х	х	Х	Х		
Sub stract with Carry	SUB S	<rdn>,</rdn>	<rm></rm>		0	-		0				1	1 0	Rm	Rdn	Х	Х	Х	Х		
Rotate Right	ROR S	<rdn>,</rdn>	<rm></rm>		0			0				1	1 1	Rm	Rdn	Х		Х	Х		
Set flag on bitwise and	TST	<rn>,</rn>	<rm></rm>		0			0					0 0	Rm	Rn	0		X	X		
Reverse Sub strucs from	101	<1 til>,	11 11 11			Ė				Ü	•	Ť	0 0			0		^	^		
0	RSB S	<rd>,</rd>	<rn>,</rn>	#0	0			0					0 1	Rn	Rd	Х	Х	Х	Х		
Compare Registers	CMP	<rn>,</rn>	<rm></rm>		0				0		1	0	1 0	Rm	Rn	Х	Х	Х	Х		
Compare Negative	CMN	<rn>,</rn>	<rm></rm>		0			0					1 1	Rm	Rn	Χ	Х	Х	Х		
Logical OR	ORR S	<rdn>,</rdn>	<rm></rm>	Dalas	0					0			0 0	Rm	Rdn	0		Х	Х		
Multiply two Registers	MUL S	<rdm>,</rdm>	<rn>,</rn>	<rdm></rdm>	0			0					0 1 1 0	Rn Rm	Rdm Rdn	0		X	X		
Bit Clear Bitwise NOT	BIC S MVN S	<rd>,</rd>	<rm></rm>		0					0		1	1 1	Rm	Rd	0		X	X		
Load/Store	IVIVIV	<1102,	CHIIIZ		U	1	U	-		CO	_	_	111	1 1111	Tiu	U		X	X		
Load/Otole				#					υp	00	uc										
Store Register	STR	<rt></rt>	[SP,	<offset>]</offset>	1	0	0	1	0		Rt			imm8							
Lord Besister	1.00	D	icD(#	4	0)	4	4		D.			: O							
Load Register Miscellaneous 16-bit	LDR	<rt></rt>	[SP{,	<offset>}]</offset>	1	U	U	1	1		Rt		_	imm8							
instructions																					
Add immediate to SP	ADD	SP,	{SP},	# <offset></offset>	1	0	1	1	0	0	0	0	0	imm	7						
Sub stract immediate	g.,		, ,																		
from SP	SUB	SP,	{SP},	# <offset></offset>	1	0	1	1	0	0	0	0	1	imm	/						
Conditionnal Branch	B BEQ	<label></label>			1	1	<u></u>	1	<u></u>		_			immo			7	1			
égalité différence	BNE	<label></label>			1		0			0				imm8 imm8				= 1 = 0		<u> </u>	
retenue	BCS	<label></label>			1		0			0				imm8				:= 0 := 1			
pas de retenue	BCC	<label></label>			1						1			imm8				== 0			
négatif	BMI	<label></label>			1		0				0			imm8				== 1			
positif ou nul	BPL	<label></label>			1			1			0			imm8				== 0			
dépassement de capacité	BVS	<label></label>			1	1	0	1	0	1	1	0		imm8			V =	= 1			
pas de dépacement de	F) (C	اعطماء			,		_				٦	Ţ					,,	_			
capacité	BVC	<label></label>						1						imm8		<u>C</u>		= 0	_ ^		
supérieur (non signé) inférieur ou égal (non	BHI	<iaudi></iaudi>			H	-	U		-	U	U	U		imm8		U =	= 1 6	et Z =	:= U		
signé)	BLS	<label></label>			1	1	0	1	1	0	0	1		imm8		C =	= 0 o	ou Z =	== 1		
superieur ou égal (signé)	BGE	<label></label>			1	1	0	1	1	0	1	0		imm8				= V			
inférieur (signé)	BLT	<label></label>			1	1	0	1	1	0	1	1		imm8				= V			
supérieur (signé)	BGT	<label></label>			1	1	0	1	1	1	0	0	imm8		Z == 0 et N == V			= V			
inférieur ou égal (signé)	BLE	<label></label>			1			1			0			imm8		Z =:	= 1 o	u N !	= V		
	B ou BAL	<label></label>			1			1						imm8							
toujours faux	BF	<label></label>			1			1			1	_		imm8							
branche non		ا - حاما،																			
conditionnelle	В	<label></label>			1	1	1	0	0				in	nm11						L	<u>[</u>