Chipyard Configurator

A RISC-V PARAMETERIZATION TOOL





What is RISC-V?

RISC-V is an ISA whose development began in 2010 at the <u>University of California</u>, <u>Berkeley</u>

Why do we care?

Because it is **open standard**!! RISC-V is offered under <u>royalty-free open-source licenses</u>.

What is Chipyard?

Chipyard is a framework composed of a collection of tools and libraries designed to provide an integration between open-source and commercial tools for the development of systems-on-chip.

Why are we using it?

We are using Generators. A Generator can be thought of as a generalized RTL design, written using a mix of meta-programming and standard RTL. This type of meta-programming is enabled by the Chisel hardware description language.





But chisel code is so hard to maintain!

That's why we made a python wrapper that generates chisel code for you!

How it works...

Read config.json

Validate configuration

Generate Scala files.

Build

How many cores? L1/L2 cache configuration? Virtual Addressing?

Is it a power of 2 (e.g. cache ways)? Is the configuration valid?

Generate the chisel code based on the validated configuration.

Build the RTL.





Project Flow: From Config to Benchmark



How it works...

Generate JSON

Parse in Python Script

Compile benchmarks

Run

Define MyConfig.scala (BOOM + Rocket, bus width, caches)

Chipyard build ->
JSON capturing H/W params

Produces Header file (.h) with the parameters

Compile our matric_mult.c and conv.c with RISC-V toolchain

Run on Spike/Verilator to measure cycle counts



Extracting Config Data from JSON

- We search the JSON for "cpus", "cache sizes", "bus widths", etc
- Our script can adapt any fields we define in the Chipyard config
- Output macros, e.g:
- 1.TOTAL_CORES = sum of all CPU nodes
- 2.L1_DCACHE_SIZE from "cache-sets * cache-block-size * ways"
- 3. Additional data: system bus width, pipeline features etc



```
JSON Raw Data Headers
Save Copy Collapse All Expand All Trilter JSON
 ▶ #size-cells:
 ▼ cpu@0:
    clock-frequency:

▼ compatible:
                                      "sifive,rocketθ"
                                      "riscv"
    ▼ d-cache-block-size:
                                      64
    ▼ d-cache-sets:
                                      64
        0:

▼ d-cache-size:
        0:
                                      32768
    ▼ d-tlb-sets:
    ▼ d-tlb-size:

▼ device_type:
                                      "cpu"
    ▶ hardware-exec-breakpoint-count:
    i-cache-block-size:
    ▶ i-cache-sets:
    ▶ i-cache-size:
    ▶ i-tlb-sets:
    ▶ i-tlb-size:
    ▶ interrupt-controller:
    mmu-type:
    next-level-cache:
    ▶ reg:
    riscv,pmpgranularity:
    riscv,pmpregions:
    status:
                                     []
     tlb-split:
 ▼ cpu@1:
   ▶ clock-frequency:
                                     [...]

▼ compatible:
                                      "ucb-bar,boom0"
                                      "riscv"
    ▼ d-cache-block-size:
                                      64
    ▼ d-cache-sets:
                                      64
```

Config-Driven Loop Transformations

- We define macros in code:
- 1. #define TILE_SIZE (...)
- 2. #define UNROLL_FACTOR (...)
- These macros compute from TOTAL_CORES and L1_DCACHE_SIZE (or other parameters)
- Loop tiling, unrolling, merging, etc. become "plug-and-play"



Applying Tiling + Unrolling



- Tiling:
- 1. Outer loops break the matrix dimension M into sub-blocks
- Unrolling:
- 2. Inner loop factor chosen from TOTAL_CORES or other performance heuristics
- If SoC has bigger caches → bigger tile blocks
- If SoC has more cores → higher unroll factor

2D Tiling + Partial Kernel Unroll

- For an N×N input, if the SoC has bigger L1, we do bigger tile chunking over (i, j)
- If TOTAL_CORES is large, we might unroll the kernel loops more aggressively
- Code picks these thresholds from macros; easy to extend for new SoCs


Collecting Cycle Counts on Arbitrary SoCs

- Each new Chipyard config → Rebuild the SoC + produce new JSON
- Our script regenerates config_params.h
- Recompile benchmarks \rightarrow run on spike/verilator/FPGA
- Record cycle counts or other metrics (like instructions, energy, etc.)



Plotting the Results

- Bar plots / line charts vs. matrix size, kernel size, tile/unroll combos
- Identify best transformations for each SoC design









- Loop transformations remain crucial for large problem sizes and varied SoC designs
- Cache + core combos drive tiling/unrolling decisions
- Gains are currently single-threaded true multicore parallelization is a next step
- Auto-tuning loop parameters or HPC frameworks is possible
- Any SoC config integrated with minimal changes to the pipeline

Wrapping Up: A Universal Approach

- We built an open pipeline where any Chipyard config \rightarrow auto param \rightarrow optimized code
- Extensible to more loops or HPC libraries
- Next: multi-thread concurrency, advanced auto-tuning, or hardware-specific instructions