[DL] A survey of FPGA based Neural Network Accelerator

KAIYUAN GUO, SHULIN ZENG, JINCHENG YU, YU WANG AND HUAZHONG YANG, Tsinghua University, China

In this paper, we give an overview of previous work on neural network accelerators based on FPGA and summarize the main techniques used. With this summary.

Additional Key Words and Phrases: FPGA, Neural Network

ACM Reference Format:

Kaiyuan Guo, Shulin Zeng, Jincheng Yu, Yu Wang and Huazhong Yang. 2017. [DL] A survey of FPGA based Neural Network Accelerator. *ACM Trans. Reconfig. Technol. Syst.* 9, 4, Article 11 (December 2017), 1 page. https://doi.org/0000001.0000001

Author's address: Kaiyuan Guo, Shulin Zeng, Jincheng Yu, Yu Wang And Huazhong Yang, Tsinghua University, Tsinghua University, Beijing, Beijing, 100084, China, gky15@mails.tsinghua.edu.cn,yu-wang@mail.tsinghua.edu.cn.

ACM acknowledges that this contribution was authored or co-authored by an employee, contractor, or affiliate of the United States government. As such, the United States government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for government purposes only.

1936-7406/2017/12-ART11 \$15.00

https://doi.org/000001.0000001